diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2015-11-06 03:26:50 -0500 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2015-11-06 03:26:50 -0500 |
| commit | 324bc9771d1f3129aee87ccb73bcf23ea4c3b60e (patch) | |
| tree | e5ca02cc181b18d2806e30b99da07d6072724988 /tests/long/se/60.bzip2/ref/arm/linux | |
| parent | 337774e192cb9268244d05e828b395060ba1cefb (diff) | |
| download | gem5-324bc9771d1f3129aee87ccb73bcf23ea4c3b60e.tar.xz | |
stats: Update stats to match cache changes
Diffstat (limited to 'tests/long/se/60.bzip2/ref/arm/linux')
3 files changed, 1535 insertions, 1483 deletions
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt index 766f60b6c..144dc4013 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt @@ -1,69 +1,69 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.116866 # Number of seconds simulated -sim_ticks 1116865669500 # Number of ticks simulated -final_tick 1116865669500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.116861 # Number of seconds simulated +sim_ticks 1116860578500 # Number of ticks simulated +final_tick 1116860578500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 226280 # Simulator instruction rate (inst/s) -host_op_rate 243783 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 163622006 # Simulator tick rate (ticks/s) -host_mem_usage 317884 # Number of bytes of host memory used -host_seconds 6825.89 # Real time elapsed on the host +host_inst_rate 237615 # Simulator instruction rate (inst/s) +host_op_rate 255994 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 171817202 # Simulator tick rate (ticks/s) +host_mem_usage 317996 # Number of bytes of host memory used +host_seconds 6500.28 # Real time elapsed on the host sim_insts 1544563088 # Number of instructions simulated sim_ops 1664032481 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 50368 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 130931456 # Number of bytes read from this memory -system.physmem.bytes_read::total 130981824 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 50368 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 50368 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 50176 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 130931712 # Number of bytes read from this memory +system.physmem.bytes_read::total 130981888 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 50176 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 50176 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 67207872 # Number of bytes written to this memory system.physmem.bytes_written::total 67207872 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 787 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 2045804 # Number of read requests responded to by this memory -system.physmem.num_reads::total 2046591 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 784 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 2045808 # Number of read requests responded to by this memory +system.physmem.num_reads::total 2046592 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 1050123 # Number of write requests responded to by this memory system.physmem.num_writes::total 1050123 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 45098 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 117231158 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 117276256 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 45098 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 45098 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 60175430 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 60175430 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 60175430 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 45098 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 117231158 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 177451686 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 2046591 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 44926 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 117231922 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 117276848 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 44926 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 44926 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 60175704 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 60175704 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 60175704 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 44926 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 117231922 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 177452552 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 2046592 # Number of read requests accepted system.physmem.writeReqs 1050123 # Number of write requests accepted -system.physmem.readBursts 2046591 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 2046592 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 1050123 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 130897024 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 84800 # Total number of bytes read from write queue +system.physmem.bytesReadDRAM 130898112 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 83776 # Total number of bytes read from write queue system.physmem.bytesWritten 67206400 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 130981824 # Total read bytes from the system interface side +system.physmem.bytesReadSys 130981888 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 67207872 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1325 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 1309 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 127282 # Per bank write bursts -system.physmem.perBankRdBursts::1 124660 # Per bank write bursts -system.physmem.perBankRdBursts::2 121599 # Per bank write bursts -system.physmem.perBankRdBursts::3 123658 # Per bank write bursts -system.physmem.perBankRdBursts::4 122616 # Per bank write bursts -system.physmem.perBankRdBursts::5 122675 # Per bank write bursts -system.physmem.perBankRdBursts::6 123246 # Per bank write bursts -system.physmem.perBankRdBursts::7 123764 # Per bank write bursts -system.physmem.perBankRdBursts::8 131397 # Per bank write bursts -system.physmem.perBankRdBursts::9 133514 # Per bank write bursts -system.physmem.perBankRdBursts::10 132084 # Per bank write bursts -system.physmem.perBankRdBursts::11 133304 # Per bank write bursts -system.physmem.perBankRdBursts::12 133248 # Per bank write bursts -system.physmem.perBankRdBursts::13 133365 # Per bank write bursts -system.physmem.perBankRdBursts::14 129309 # Per bank write bursts -system.physmem.perBankRdBursts::15 129545 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 962724 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 127279 # Per bank write bursts +system.physmem.perBankRdBursts::1 124661 # Per bank write bursts +system.physmem.perBankRdBursts::2 121601 # Per bank write bursts +system.physmem.perBankRdBursts::3 123659 # Per bank write bursts +system.physmem.perBankRdBursts::4 122620 # Per bank write bursts +system.physmem.perBankRdBursts::5 122678 # Per bank write bursts +system.physmem.perBankRdBursts::6 123247 # Per bank write bursts +system.physmem.perBankRdBursts::7 123768 # Per bank write bursts +system.physmem.perBankRdBursts::8 131395 # Per bank write bursts +system.physmem.perBankRdBursts::9 133511 # Per bank write bursts +system.physmem.perBankRdBursts::10 132082 # Per bank write bursts +system.physmem.perBankRdBursts::11 133309 # Per bank write bursts +system.physmem.perBankRdBursts::12 133249 # Per bank write bursts +system.physmem.perBankRdBursts::13 133361 # Per bank write bursts +system.physmem.perBankRdBursts::14 129308 # Per bank write bursts +system.physmem.perBankRdBursts::15 129555 # Per bank write bursts system.physmem.perBankWrBursts::0 66136 # Per bank write bursts system.physmem.perBankWrBursts::1 64410 # Per bank write bursts system.physmem.perBankWrBursts::2 62576 # Per bank write bursts @@ -71,25 +71,25 @@ system.physmem.perBankWrBursts::3 63006 # Pe system.physmem.perBankWrBursts::4 63000 # Per bank write bursts system.physmem.perBankWrBursts::5 63100 # Per bank write bursts system.physmem.perBankWrBursts::6 64443 # Per bank write bursts -system.physmem.perBankWrBursts::7 65436 # Per bank write bursts -system.physmem.perBankWrBursts::8 67310 # Per bank write bursts -system.physmem.perBankWrBursts::9 67797 # Per bank write bursts -system.physmem.perBankWrBursts::10 67549 # Per bank write bursts +system.physmem.perBankWrBursts::7 65435 # Per bank write bursts +system.physmem.perBankWrBursts::8 67311 # Per bank write bursts +system.physmem.perBankWrBursts::9 67795 # Per bank write bursts +system.physmem.perBankWrBursts::10 67548 # Per bank write bursts system.physmem.perBankWrBursts::11 67882 # Per bank write bursts -system.physmem.perBankWrBursts::12 67326 # Per bank write bursts +system.physmem.perBankWrBursts::12 67328 # Per bank write bursts system.physmem.perBankWrBursts::13 67793 # Per bank write bursts -system.physmem.perBankWrBursts::14 66482 # Per bank write bursts +system.physmem.perBankWrBursts::14 66483 # Per bank write bursts system.physmem.perBankWrBursts::15 65854 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 1116865575000 # Total gap between requests +system.physmem.totGap 1116860484000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 2046591 # Read request sizes (log2) +system.physmem.readPktSize::6 2046592 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,8 +97,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 1050123 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1916631 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 128617 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 1916633 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 128632 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -144,27 +144,27 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 32784 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 34018 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 56910 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 61213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 61610 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 61708 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 61596 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 61643 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 61643 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 61703 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 61754 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 61670 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 62179 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 62537 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 62061 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 62560 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 61301 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 61129 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 78 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 32728 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 33960 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 56927 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 61204 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 61631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 61691 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 61599 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 61668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 61654 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 61696 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 61750 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 61691 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 62166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 62564 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 62074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 62571 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 61298 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 61140 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 86 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see @@ -193,54 +193,53 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1910448 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 103.693777 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 81.830782 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 125.503425 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 1485607 77.76% 77.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 305343 15.98% 93.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 1910141 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 103.711749 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 81.835384 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 125.555895 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1485377 77.76% 77.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 305179 15.98% 93.74% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 52494 2.75% 96.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 20883 1.09% 97.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 13429 0.70% 98.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 7609 0.40% 98.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 5497 0.29% 98.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 5095 0.27% 99.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 14491 0.76% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1910448 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 61128 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 33.415767 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 160.633753 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 61083 99.93% 99.93% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 20 0.03% 99.96% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::384-511 21040 1.10% 97.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 13364 0.70% 98.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 7561 0.40% 98.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5492 0.29% 98.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 5154 0.27% 99.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 14480 0.76% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1910141 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 61138 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 33.410579 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 159.595244 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 61092 99.92% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 21 0.03% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2048-3071 10 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::9216-10239 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::10240-11263 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::9216-10239 2 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::13312-14335 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::15360-16383 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 61128 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 61128 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.178707 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.143614 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.099153 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 26983 44.14% 44.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1095 1.79% 45.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 28688 46.93% 92.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3942 6.45% 99.31% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 361 0.59% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 49 0.08% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 8 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 61138 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 61138 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.175897 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.140866 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.098115 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 27038 44.22% 44.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1118 1.83% 46.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 28658 46.87% 92.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 3907 6.39% 99.32% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 362 0.59% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 47 0.08% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 6 0.01% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::26 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 61128 # Writes before turning the bus around for reads -system.physmem.totQLat 38113681000 # Total ticks spent queuing -system.physmem.totMemAccLat 76462418500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 10226330000 # Total ticks spent in databus transfers -system.physmem.avgQLat 18635.07 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::total 61138 # Writes before turning the bus around for reads +system.physmem.totQLat 38118822750 # Total ticks spent queuing +system.physmem.totMemAccLat 76467879000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 10226415000 # Total ticks spent in databus transfers +system.physmem.avgQLat 18637.43 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 37385.07 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 37387.43 # Average memory access latency per DRAM burst system.physmem.avgRdBW 117.20 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 60.17 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 117.28 # Average system read bandwidth in MiByte/s @@ -250,46 +249,46 @@ system.physmem.busUtil 1.39 # Da system.physmem.busUtilRead 0.92 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.47 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.35 # Average write queue length when enqueuing -system.physmem.readRowHits 773150 # Number of row buffer hits during reads -system.physmem.writeRowHits 411758 # Number of row buffer hits during writes -system.physmem.readRowHitRate 37.80 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 39.21 # Row buffer hit rate for writes -system.physmem.avgGap 360661.52 # Average gap between requests -system.physmem.pageHitRate 38.28 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 7040439000 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3841509375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 7717788000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3318453360 # Energy for write commands per rank (pJ) +system.physmem.avgWrQLen 24.32 # Average write queue length when enqueuing +system.physmem.readRowHits 773327 # Number of row buffer hits during reads +system.physmem.writeRowHits 411912 # Number of row buffer hits during writes +system.physmem.readRowHitRate 37.81 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 39.23 # Row buffer hit rate for writes +system.physmem.avgGap 360659.76 # Average gap between requests +system.physmem.pageHitRate 38.29 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 7038745560 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3840585375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 7718170200 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3318446880 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 72947846400 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 420410239110 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 301335056250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 816611331495 # Total energy per rank (pJ) -system.physmem_0.averagePower 731.167175 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 498591665750 # Time in different power states +system.physmem_0.actBackEnergy 420695682570 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 301084680000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 816644156985 # Total energy per rank (pJ) +system.physmem_0.averagePower 731.196552 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 498171573500 # Time in different power states system.physmem_0.memoryStateTime::REF 37294400000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 580976292250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 581394006750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 7402532760 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 4039080375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 8234920200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3486194640 # Energy for write commands per rank (pJ) +system.physmem_1.actEnergy 7401920400 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 4038746250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 8234982600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3486201120 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 72947846400 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 429557025690 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 293311559250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 818979159315 # Total energy per rank (pJ) -system.physmem_1.averagePower 733.287251 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 485194866750 # Time in different power states +system.physmem_1.actBackEnergy 429157184085 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 293662305750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 818929186605 # Total energy per rank (pJ) +system.physmem_1.averagePower 733.242498 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 485776924250 # Time in different power states system.physmem_1.memoryStateTime::REF 37294400000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 594372992750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 593789084750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 239639075 # Number of BP lookups -system.cpu.branchPred.condPredicted 186342287 # Number of conditional branches predicted +system.cpu.branchPred.lookups 239639085 # Number of BP lookups +system.cpu.branchPred.condPredicted 186342301 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 14526140 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 130646101 # Number of BTB lookups -system.cpu.branchPred.BTBHits 122079387 # Number of BTB hits +system.cpu.branchPred.BTBLookups 130646105 # Number of BTB lookups +system.cpu.branchPred.BTBHits 122079391 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.branchPred.BTBHitPct 93.442809 # BTB Hit Percentage system.cpu.branchPred.usedRAS 15657029 # Number of times the RAS was used to get a target. @@ -412,68 +411,68 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 2233731339 # number of cpu cycles simulated +system.cpu.numCycles 2233721157 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1544563088 # Number of instructions committed system.cpu.committedOps 1664032481 # Number of ops (including micro ops) committed -system.cpu.discardedOps 41470082 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 41470128 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.446190 # CPI: cycles per instruction -system.cpu.ipc 0.691472 # IPC: instructions per cycle -system.cpu.tickCycles 1834124286 # Number of cycles that the object actually ticked -system.cpu.idleCycles 399607053 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 9221039 # number of replacements -system.cpu.dcache.tags.tagsinuse 4085.616235 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 624218894 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9225135 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 67.665015 # Average number of references to valid blocks. +system.cpu.cpi 1.446183 # CPI: cycles per instruction +system.cpu.ipc 0.691475 # IPC: instructions per cycle +system.cpu.tickCycles 1834122800 # Number of cycles that the object actually ticked +system.cpu.idleCycles 399598357 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 9221041 # number of replacements +system.cpu.dcache.tags.tagsinuse 4085.616187 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 624218895 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9225137 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 67.665000 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 9804990500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4085.616235 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_blocks::cpu.data 4085.616187 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.997465 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.997465 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 253 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1229 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 245 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1237 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 2553 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 61 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1276841917 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1276841917 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 453887722 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 453887722 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 170331049 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 170331049 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 1276841907 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1276841907 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 453887715 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 453887715 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 170331057 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 170331057 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 1 # number of SoftPFReq hits system.cpu.dcache.SoftPFReq_hits::total 1 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 624218771 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 624218771 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 624218772 # number of overall hits -system.cpu.dcache.overall_hits::total 624218772 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 7334497 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 7334497 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2254998 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2254998 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 624218772 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 624218772 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 624218773 # number of overall hits +system.cpu.dcache.overall_hits::total 624218773 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 7334498 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 7334498 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2254990 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2254990 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 9589495 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9589495 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9589497 # number of overall misses -system.cpu.dcache.overall_misses::total 9589497 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 190935436500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 190935436500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 109060065500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 109060065500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 299995502000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 299995502000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 299995502000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 299995502000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 461222219 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 461222219 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 9589488 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9589488 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9589490 # number of overall misses +system.cpu.dcache.overall_misses::total 9589490 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 190927662500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 190927662500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 109073789000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 109073789000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 300001451500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 300001451500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 300001451500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 300001451500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 461222213 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 461222213 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 3 # number of SoftPFReq accesses(hits+misses) @@ -482,10 +481,10 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 633808266 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 633808266 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 633808269 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 633808269 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 633808260 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 633808260 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 633808263 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 633808263 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.015902 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.015902 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013066 # miss rate for WriteReq accesses @@ -496,14 +495,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.015130 system.cpu.dcache.demand_miss_rate::total 0.015130 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.015130 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.015130 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26032.519544 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 26032.519544 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48363.708305 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 48363.708305 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31283.764369 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31283.764369 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31283.757845 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31283.757845 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26031.456072 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 26031.456072 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48369.965720 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48369.965720 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31284.407624 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31284.407624 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31284.401100 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31284.401100 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -512,36 +511,36 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3684564 # number of writebacks -system.cpu.dcache.writebacks::total 3684564 # number of writebacks +system.cpu.dcache.writebacks::writebacks 3684566 # number of writebacks +system.cpu.dcache.writebacks::total 3684566 # number of writebacks system.cpu.dcache.ReadReq_mshr_hits::cpu.data 215 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 215 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 364146 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 364146 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 364361 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 364361 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 364361 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 364361 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7334282 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 7334282 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890852 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1890852 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 364137 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 364137 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 364352 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 364352 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 364352 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 364352 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7334283 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 7334283 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890853 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1890853 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 9225134 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 9225134 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9225135 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9225135 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183595384500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 183595384500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84757207500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 84757207500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 9225136 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 9225136 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9225137 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9225137 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183587623500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 183587623500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84772423500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 84772423500 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 74000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 74000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 268352592000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 268352592000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 268352666000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 268352666000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 268360047000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 268360047000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 268360121000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 268360121000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015902 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015902 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010956 # mshr miss rate for WriteReq accesses @@ -552,24 +551,24 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014555 system.cpu.dcache.demand_mshr_miss_rate::total 0.014555 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014555 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.014555 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25032.495955 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25032.495955 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44824.876564 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44824.876564 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25031.434361 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25031.434361 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44832.900019 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44832.900019 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 74000 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29089.289326 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 29089.289326 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29089.294195 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 29089.294195 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29090.091138 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 29090.091138 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29090.096006 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 29090.096006 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 29 # number of replacements -system.cpu.icache.tags.tagsinuse 661.385274 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 465281545 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 661.384835 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 465281420 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 820 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 567416.518293 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 567416.365854 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 661.385274 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_blocks::cpu.inst 661.384835 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.322942 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.322942 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 791 # Occupied blocks per task id @@ -577,44 +576,44 @@ system.cpu.icache.tags.age_task_id_blocks_1024::0 32 system.cpu.icache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 754 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.386230 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 930565550 # Number of tag accesses -system.cpu.icache.tags.data_accesses 930565550 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 465281545 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 465281545 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 465281545 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 465281545 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 465281545 # number of overall hits -system.cpu.icache.overall_hits::total 465281545 # number of overall hits +system.cpu.icache.tags.tag_accesses 930565300 # Number of tag accesses +system.cpu.icache.tags.data_accesses 930565300 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 465281420 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 465281420 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 465281420 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 465281420 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 465281420 # number of overall hits +system.cpu.icache.overall_hits::total 465281420 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 820 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 820 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 820 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 820 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 820 # number of overall misses system.cpu.icache.overall_misses::total 820 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 62174000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 62174000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 62174000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 62174000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 62174000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 62174000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 465282365 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 465282365 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 465282365 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 465282365 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 465282365 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 465282365 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 62291000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 62291000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 62291000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 62291000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 62291000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 62291000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 465282240 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 465282240 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 465282240 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 465282240 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 465282240 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 465282240 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75821.951220 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 75821.951220 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75821.951220 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 75821.951220 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75821.951220 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 75821.951220 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75964.634146 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 75964.634146 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 75964.634146 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 75964.634146 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 75964.634146 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 75964.634146 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -623,129 +622,135 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.writebacks::writebacks 29 # number of writebacks +system.cpu.icache.writebacks::total 29 # number of writebacks system.cpu.icache.ReadReq_mshr_misses::cpu.inst 820 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 820 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 820 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 820 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 820 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 820 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 61354000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 61354000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 61354000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 61354000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 61354000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 61354000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 61471000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 61471000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 61471000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 61471000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 61471000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 61471000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74821.951220 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74821.951220 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74821.951220 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 74821.951220 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74821.951220 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 74821.951220 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74964.634146 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74964.634146 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74964.634146 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 74964.634146 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74964.634146 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 74964.634146 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 2013890 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31258.297879 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 14509190 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 2043665 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 7.099593 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 2013920 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31258.306174 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14509192 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 2043695 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.099490 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 59769702000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 14832.420356 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.588666 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 16399.288857 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.452650 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000811 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.500467 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 14832.753669 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.505297 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 16399.047209 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.452660 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000809 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.500459 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.953928 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29775 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1247 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1251 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12849 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15557 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15553 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908661 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 151497949 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 151497949 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 3684564 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3684564 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1089697 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1089697 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 32 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 32 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6089630 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 6089630 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 32 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 7179327 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7179359 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 32 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 7179327 # number of overall hits -system.cpu.l2cache.overall_hits::total 7179359 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 801155 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 801155 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 788 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 788 # number of ReadCleanReq misses +system.cpu.l2cache.tags.tag_accesses 151498012 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 151498012 # Number of data accesses +system.cpu.l2cache.WritebackDirty_hits::writebacks 3684566 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 3684566 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 29 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 29 # number of WritebackClean hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1089694 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1089694 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 35 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 35 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6089631 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6089631 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 35 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 7179325 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7179360 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 35 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 7179325 # number of overall hits +system.cpu.l2cache.overall_hits::total 7179360 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 801159 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 801159 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 785 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 785 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1244653 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 1244653 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 788 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 2045808 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 2046596 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 788 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 2045808 # number of overall misses -system.cpu.l2cache.overall_misses::total 2046596 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70421216500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 70421216500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 59756500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 59756500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 108645799000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 108645799000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 59756500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 179067015500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 179126772000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 59756500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 179067015500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 179126772000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 3684564 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3684564 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890852 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1890852 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 785 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 2045812 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 2046597 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 785 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 2045812 # number of overall misses +system.cpu.l2cache.overall_misses::total 2046597 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70434494500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 70434494500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 59842000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 59842000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 108638363500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 108638363500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 59842000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 179072858000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 179132700000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 59842000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 179072858000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 179132700000 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 3684566 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 3684566 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 29 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 29 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890853 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1890853 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 820 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::total 820 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7334283 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 7334283 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7334284 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7334284 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 820 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9225135 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9225955 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9225137 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9225957 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 820 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9225135 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9225955 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423701 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.423701 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.960976 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.960976 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.overall_accesses::cpu.data 9225137 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9225957 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423702 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.423702 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.957317 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.957317 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.169703 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.169703 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.960976 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.957317 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.221765 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.221830 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.960976 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.957317 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.221765 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.221830 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87899.615555 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87899.615555 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75833.121827 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75833.121827 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87290.031037 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87290.031037 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75833.121827 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87528.749277 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 87524.246114 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75833.121827 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87528.749277 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 87524.246114 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87915.750182 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87915.750182 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76231.847134 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76231.847134 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87284.057083 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87284.057083 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76231.847134 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87531.433973 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 87527.099864 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76231.847134 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87531.433973 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 87527.099864 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -766,120 +771,121 @@ system.cpu.l2cache.demand_mshr_hits::total 5 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 243 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 243 # number of CleanEvict MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 801155 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 801155 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 787 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 787 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 214 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 214 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 801159 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 801159 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 784 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 784 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1244649 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1244649 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 787 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 2045804 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 2046591 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 787 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 2045804 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 2046591 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 62409666500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 62409666500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 51871000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 51871000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 96199045500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 96199045500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 51871000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 158608712000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 158660583000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 51871000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 158608712000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 158660583000 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_misses::cpu.inst 784 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 2045808 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 2046592 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 784 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 2045808 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 2046592 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 62422904500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 62422904500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 51986500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 51986500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 96191610000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 96191610000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 51986500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 158614514500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 158666501000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 51986500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 158614514500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 158666501000 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423701 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423701 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.959756 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.959756 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423702 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423702 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.956098 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.956098 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.169703 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.169703 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.959756 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.221764 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.956098 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.221765 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.221830 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.959756 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.221764 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.956098 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.221765 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.221830 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77899.615555 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77899.615555 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65909.783990 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65909.783990 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77290.099859 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77290.099859 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65909.783990 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77528.791614 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77524.323619 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65909.783990 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77528.791614 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77524.323619 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77915.750182 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77915.750182 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66309.311224 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66309.311224 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77284.125886 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77284.125886 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66309.311224 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77531.476316 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77527.177376 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66309.311224 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77531.476316 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77527.177376 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 18447023 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 9221080 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_requests 18447027 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 9221082 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1594 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 1287 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1281 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 6 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 7335103 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 4734687 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 6498677 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1890852 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1890852 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 7335104 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 4734689 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 29 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6498678 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1890853 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1890853 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 820 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 7334283 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7334284 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1669 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27669715 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 27671384 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52480 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 826220736 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 826273216 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 2013890 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 20460913 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.000220 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.014837 # Request fanout histogram +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27669721 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27671390 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54336 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 826220992 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 826275328 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 2013920 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 11239877 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000258 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.016091 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 20456426 99.98% 99.98% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 4481 0.02% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 11236984 99.97% 99.97% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 2887 0.03% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 6 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 20460913 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 12908075500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 11239877 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12908108500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 1230499 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 13837704496 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 13837707496 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) -system.membus.trans_dist::ReadResp 1245436 # Transaction distribution -system.membus.trans_dist::Writeback 1050123 # Transaction distribution -system.membus.trans_dist::CleanEvict 962723 # Transaction distribution -system.membus.trans_dist::ReadExReq 801155 # Transaction distribution -system.membus.trans_dist::ReadExResp 801155 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 1245436 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6106028 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 6106028 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198189696 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 198189696 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 1245433 # Transaction distribution +system.membus.trans_dist::WritebackDirty 1050123 # Transaction distribution +system.membus.trans_dist::CleanEvict 962724 # Transaction distribution +system.membus.trans_dist::ReadExReq 801159 # Transaction distribution +system.membus.trans_dist::ReadExResp 801159 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1245433 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6106031 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 6106031 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198189760 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 198189760 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 4059437 # Request fanout histogram +system.membus.snoop_fanout::samples 4059439 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 4059437 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 4059439 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 4059437 # Request fanout histogram -system.membus.reqLayer0.occupancy 8662977500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 4059439 # Request fanout histogram +system.membus.reqLayer0.occupancy 8663213500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 11191643250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 11191513500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt index 09d71d56d..41989d0e2 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt @@ -1,121 +1,121 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.770336 # Number of seconds simulated -sim_ticks 770336310500 # Number of ticks simulated -final_tick 770336310500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.767966 # Number of seconds simulated +sim_ticks 767965542000 # Number of ticks simulated +final_tick 767965542000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 130811 # Simulator instruction rate (inst/s) -host_op_rate 140929 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 65240720 # Simulator tick rate (ticks/s) -host_mem_usage 314688 # Number of bytes of host memory used -host_seconds 11807.60 # Real time elapsed on the host +host_inst_rate 135762 # Simulator instruction rate (inst/s) +host_op_rate 146263 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 67501614 # Simulator tick rate (ticks/s) +host_mem_usage 354608 # Number of bytes of host memory used +host_seconds 11377.00 # Real time elapsed on the host sim_insts 1544563024 # Number of instructions simulated sim_ops 1664032416 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 66496 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 238054976 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.l2cache.prefetcher 63977600 # Number of bytes read from this memory -system.physmem.bytes_read::total 302099072 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 66496 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 66496 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 104804160 # Number of bytes written to this memory -system.physmem.bytes_written::total 104804160 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 1039 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 3719609 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.l2cache.prefetcher 999650 # Number of read requests responded to by this memory -system.physmem.num_reads::total 4720298 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1637565 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1637565 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 86321 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 309027334 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.l2cache.prefetcher 83051518 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 392165172 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 86321 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 86321 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 136049877 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 136049877 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 136049877 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 86321 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 309027334 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.l2cache.prefetcher 83051518 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 528215049 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 4720298 # Number of read requests accepted -system.physmem.writeReqs 1637565 # Number of write requests accepted -system.physmem.readBursts 4720298 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1637565 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 301639360 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 459712 # Total number of bytes read from write queue -system.physmem.bytesWritten 104801536 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 302099072 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 104804160 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 7183 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 11 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 296850 # Per bank write bursts -system.physmem.perBankRdBursts::1 294498 # Per bank write bursts -system.physmem.perBankRdBursts::2 288916 # Per bank write bursts -system.physmem.perBankRdBursts::3 292682 # Per bank write bursts -system.physmem.perBankRdBursts::4 290729 # Per bank write bursts -system.physmem.perBankRdBursts::5 289596 # Per bank write bursts -system.physmem.perBankRdBursts::6 284483 # Per bank write bursts -system.physmem.perBankRdBursts::7 281209 # Per bank write bursts -system.physmem.perBankRdBursts::8 297427 # Per bank write bursts -system.physmem.perBankRdBursts::9 303552 # Per bank write bursts -system.physmem.perBankRdBursts::10 295336 # Per bank write bursts -system.physmem.perBankRdBursts::11 302232 # Per bank write bursts -system.physmem.perBankRdBursts::12 303231 # Per bank write bursts -system.physmem.perBankRdBursts::13 302345 # Per bank write bursts -system.physmem.perBankRdBursts::14 297342 # Per bank write bursts -system.physmem.perBankRdBursts::15 292687 # Per bank write bursts -system.physmem.perBankWrBursts::0 104014 # Per bank write bursts -system.physmem.perBankWrBursts::1 101992 # Per bank write bursts -system.physmem.perBankWrBursts::2 99263 # Per bank write bursts -system.physmem.perBankWrBursts::3 99947 # Per bank write bursts -system.physmem.perBankWrBursts::4 99433 # Per bank write bursts -system.physmem.perBankWrBursts::5 98879 # Per bank write bursts -system.physmem.perBankWrBursts::6 102579 # Per bank write bursts -system.physmem.perBankWrBursts::7 104318 # Per bank write bursts -system.physmem.perBankWrBursts::8 105363 # Per bank write bursts -system.physmem.perBankWrBursts::9 104471 # Per bank write bursts -system.physmem.perBankWrBursts::10 102169 # Per bank write bursts -system.physmem.perBankWrBursts::11 102930 # Per bank write bursts -system.physmem.perBankWrBursts::12 102920 # Per bank write bursts -system.physmem.perBankWrBursts::13 102581 # Per bank write bursts -system.physmem.perBankWrBursts::14 104115 # Per bank write bursts -system.physmem.perBankWrBursts::15 102550 # Per bank write bursts +system.physmem.bytes_read::cpu.inst 65024 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 235466816 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.l2cache.prefetcher 63671744 # Number of bytes read from this memory +system.physmem.bytes_read::total 299203584 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 65024 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 65024 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 104705856 # Number of bytes written to this memory +system.physmem.bytes_written::total 104705856 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 1016 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 3679169 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.l2cache.prefetcher 994871 # Number of read requests responded to by this memory +system.physmem.num_reads::total 4675056 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1636029 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1636029 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 84670 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 306611173 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.l2cache.prefetcher 82909637 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 389605481 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 84670 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 84670 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 136341867 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 136341867 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 136341867 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 84670 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 306611173 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.l2cache.prefetcher 82909637 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 525947348 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 4675056 # Number of read requests accepted +system.physmem.writeReqs 1636029 # Number of write requests accepted +system.physmem.readBursts 4675056 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1636029 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 298722176 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 481408 # Total number of bytes read from write queue +system.physmem.bytesWritten 104702912 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 299203584 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 104705856 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 7522 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 20 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 3003359 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 301326 # Per bank write bursts +system.physmem.perBankRdBursts::1 298715 # Per bank write bursts +system.physmem.perBankRdBursts::2 284983 # Per bank write bursts +system.physmem.perBankRdBursts::3 287209 # Per bank write bursts +system.physmem.perBankRdBursts::4 287920 # Per bank write bursts +system.physmem.perBankRdBursts::5 285373 # Per bank write bursts +system.physmem.perBankRdBursts::6 281637 # Per bank write bursts +system.physmem.perBankRdBursts::7 277868 # Per bank write bursts +system.physmem.perBankRdBursts::8 293986 # Per bank write bursts +system.physmem.perBankRdBursts::9 298704 # Per bank write bursts +system.physmem.perBankRdBursts::10 291815 # Per bank write bursts +system.physmem.perBankRdBursts::11 297314 # Per bank write bursts +system.physmem.perBankRdBursts::12 299397 # Per bank write bursts +system.physmem.perBankRdBursts::13 298122 # Per bank write bursts +system.physmem.perBankRdBursts::14 294010 # Per bank write bursts +system.physmem.perBankRdBursts::15 289155 # Per bank write bursts +system.physmem.perBankWrBursts::0 103823 # Per bank write bursts +system.physmem.perBankWrBursts::1 101759 # Per bank write bursts +system.physmem.perBankWrBursts::2 99255 # Per bank write bursts +system.physmem.perBankWrBursts::3 99822 # Per bank write bursts +system.physmem.perBankWrBursts::4 99277 # Per bank write bursts +system.physmem.perBankWrBursts::5 98671 # Per bank write bursts +system.physmem.perBankWrBursts::6 102768 # Per bank write bursts +system.physmem.perBankWrBursts::7 104279 # Per bank write bursts +system.physmem.perBankWrBursts::8 105369 # Per bank write bursts +system.physmem.perBankWrBursts::9 104220 # Per bank write bursts +system.physmem.perBankWrBursts::10 102032 # Per bank write bursts +system.physmem.perBankWrBursts::11 102651 # Per bank write bursts +system.physmem.perBankWrBursts::12 102828 # Per bank write bursts +system.physmem.perBankWrBursts::13 102619 # Per bank write bursts +system.physmem.perBankWrBursts::14 104194 # Per bank write bursts +system.physmem.perBankWrBursts::15 102416 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 770336158500 # Total gap between requests +system.physmem.totGap 767965500500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 4720298 # Read request sizes (log2) +system.physmem.readPktSize::6 4675056 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1637565 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 2783946 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1045590 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 328353 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 232144 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 151285 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 83614 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 38578 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 23869 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 18243 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 4278 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1738 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 814 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 426 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 232 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 5 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1636029 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 2763524 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1029428 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 325669 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 231653 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 149305 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 81525 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 37575 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 23680 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 18003 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 4105 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1652 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 753 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 428 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 226 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see @@ -148,36 +148,36 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 23160 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 24842 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 60100 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 75642 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 85493 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 93558 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 99663 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 103776 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 105596 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 106367 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 106074 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 106708 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 108208 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 111119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 114322 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 105421 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 102034 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 101193 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 2551 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 964 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 428 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 159 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 76 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 38 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 21 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 25881 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 28453 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 56077 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 73176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 84966 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 93772 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 99981 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 103836 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 105655 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 106267 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 107107 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 108335 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 109521 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 111129 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 111161 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 103920 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 101092 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 100232 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 3064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1253 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 552 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 268 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 129 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 75 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 42 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see @@ -197,114 +197,123 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 4289513 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 94.751761 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 78.903148 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 101.431882 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 3416049 79.64% 79.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 675171 15.74% 95.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 96645 2.25% 97.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 35451 0.83% 98.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 23003 0.54% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 12074 0.28% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 6995 0.16% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 5025 0.12% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 19100 0.45% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 4289513 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 98662 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 47.769871 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 32.372187 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 98.540692 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-255 96215 97.52% 97.52% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::256-511 1195 1.21% 98.73% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::512-767 729 0.74% 99.47% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::768-1023 403 0.41% 99.88% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-1279 87 0.09% 99.97% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1280-1535 19 0.02% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1536-1791 4 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1792-2047 4 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-2303 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2304-2559 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2560-2815 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3072-3327 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3584-3839 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::5120-5375 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 98662 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 98662 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.597312 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.563431 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.103098 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 72815 73.80% 73.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1780 1.80% 75.61% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 18354 18.60% 94.21% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3927 3.98% 98.19% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 986 1.00% 99.19% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 404 0.41% 99.60% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 201 0.20% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 116 0.12% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 44 0.04% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 22 0.02% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 12 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::27 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 98662 # Writes before turning the bus around for reads -system.physmem.totQLat 131160021238 # Total ticks spent queuing -system.physmem.totMemAccLat 219530927488 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 23565575000 # Total ticks spent in databus transfers -system.physmem.avgQLat 27828.73 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 4246279 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 95.006264 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 78.933304 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 102.667614 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 3382951 79.67% 79.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 666013 15.68% 95.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 94842 2.23% 97.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 35210 0.83% 98.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 22787 0.54% 98.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 12374 0.29% 99.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 7276 0.17% 99.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 5157 0.12% 99.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 19669 0.46% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 4246279 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 97783 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 47.733256 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 99.725873 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-127 93691 95.82% 95.82% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::128-255 1680 1.72% 97.53% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::256-383 798 0.82% 98.35% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::384-511 374 0.38% 98.73% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::512-639 374 0.38% 99.11% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::640-767 340 0.35% 99.46% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::768-895 220 0.22% 99.69% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::896-1023 159 0.16% 99.85% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-1151 76 0.08% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1152-1279 37 0.04% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1280-1407 11 0.01% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1408-1535 7 0.01% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1536-1663 5 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1664-1791 2 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1792-1919 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2176-2303 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2304-2431 2 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2432-2559 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3200-3327 2 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3712-3839 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3840-3967 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 97783 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 97783 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.730751 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.687620 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.251075 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 68399 69.95% 69.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 2006 2.05% 72.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 18369 18.79% 90.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 5745 5.88% 96.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 1950 1.99% 98.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 718 0.73% 99.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 317 0.32% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 149 0.15% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 75 0.08% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 33 0.03% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 10 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 5 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 3 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 3 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 97783 # Writes before turning the bus around for reads +system.physmem.totQLat 128413030932 # Total ticks spent queuing +system.physmem.totMemAccLat 215929293432 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 23337670000 # Total ticks spent in databus transfers +system.physmem.avgQLat 27511.96 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 46578.73 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 391.57 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 136.05 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 392.17 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 136.05 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 46261.96 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 388.98 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 136.34 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 389.61 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 136.34 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 4.12 # Data bus utilization in percentage -system.physmem.busUtilRead 3.06 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 1.06 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.44 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.01 # Average write queue length when enqueuing -system.physmem.readRowHits 1707273 # Number of row buffer hits during reads -system.physmem.writeRowHits 353841 # Number of row buffer hits during writes -system.physmem.readRowHitRate 36.22 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 21.61 # Row buffer hit rate for writes -system.physmem.avgGap 121162.75 # Average gap between requests -system.physmem.pageHitRate 32.46 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 16082924760 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 8775405375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 18087474600 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 5251508640 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 50314383600 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 409609386630 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 102893262750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 611014346355 # Total energy per rank (pJ) -system.physmem_0.averagePower 793.182199 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 168633417027 # Time in different power states -system.physmem_0.memoryStateTime::REF 25723100000 # Time in different power states +system.physmem.busUtil 4.10 # Data bus utilization in percentage +system.physmem.busUtilRead 3.04 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 1.07 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 1.42 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.89 # Average write queue length when enqueuing +system.physmem.readRowHits 1709654 # Number of row buffer hits during reads +system.physmem.writeRowHits 347571 # Number of row buffer hits during writes +system.physmem.readRowHitRate 36.63 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 21.25 # Row buffer hit rate for writes +system.physmem.avgGap 121685.18 # Average gap between requests +system.physmem.pageHitRate 32.64 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 15953799960 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 8704950375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 17977486800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 5246246880 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 50159272800 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 414403163865 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 97263315750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 609708236430 # Total energy per rank (pJ) +system.physmem_0.averagePower 793.934243 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 159282861364 # Time in different power states +system.physmem_0.memoryStateTime::REF 25643800000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 575976400473 # Time in different power states +system.physmem_0.memoryStateTime::ACT 583033093643 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 16345687680 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 8918778000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 18674323200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 5359543200 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 50314383600 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 410844304170 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 101810001750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 612267021600 # Total energy per rank (pJ) -system.physmem_1.averagePower 794.808347 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 166829398639 # Time in different power states -system.physmem_1.memoryStateTime::REF 25723100000 # Time in different power states +system.physmem_1.actEnergy 16147600560 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 8810694750 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 18427445400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 5354300880 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 50159272800 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 410341742010 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 100825962000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 610067018400 # Total energy per rank (pJ) +system.physmem_1.averagePower 794.401440 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 165241048217 # Time in different power states +system.physmem_1.memoryStateTime::REF 25643800000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 577780670361 # Time in different power states +system.physmem_1.memoryStateTime::ACT 577073869783 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 286278310 # Number of BP lookups -system.cpu.branchPred.condPredicted 223407435 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 14630059 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 158227088 # Number of BTB lookups -system.cpu.branchPred.BTBHits 150348964 # Number of BTB hits +system.cpu.branchPred.lookups 286290965 # Number of BP lookups +system.cpu.branchPred.condPredicted 223414875 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 14630075 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 157650249 # Number of BTB lookups +system.cpu.branchPred.BTBHits 150360830 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 95.021002 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 16641238 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 95.376208 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 16641594 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 64 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -424,128 +433,128 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 1540672622 # number of cpu cycles simulated +system.cpu.numCycles 1535931085 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 13926355 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2067514794 # Number of instructions fetch has processed -system.cpu.fetch.Branches 286278310 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 166990202 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 1512022873 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 29284737 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 188 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.IcacheWaitRetryStallCycles 1021 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 656940964 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 966 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1540592805 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.437738 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.228920 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 13926236 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 2067547876 # Number of instructions fetch has processed +system.cpu.fetch.Branches 286290965 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 167002424 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 1507284638 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 29284969 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 196 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.IcacheWaitRetryStallCycles 917 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 656963855 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 927 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1535854471 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.442200 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 1.228202 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 458181319 29.74% 29.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 465421558 30.21% 59.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 101422593 6.58% 66.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 515567335 33.47% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 453416615 29.52% 29.52% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 465436740 30.30% 59.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 101431033 6.60% 66.43% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 515570083 33.57% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1540592805 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.185814 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.341956 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 74646858 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 543216907 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 849967493 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 58119883 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 14641664 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 42201795 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 757 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 2037179352 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 52470113 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 14641664 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 139717275 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 462450514 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 13916 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 837848883 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 85920553 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 1976355004 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 26745374 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 45156757 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 125486 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 1486003 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 25049006 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 1985823032 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 9128033727 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 2432836892 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 151 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1535854471 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.186396 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.346120 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 74705927 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 538395080 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 849912555 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 58199125 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 14641784 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 42202960 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 740 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 2037254051 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 52495885 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 14641784 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 139801946 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 457449218 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 13751 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 837842602 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 86105170 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 1976447004 # Number of instructions processed by rename +system.cpu.rename.SquashedInsts 26743472 # Number of squashed instructions processed by rename +system.cpu.rename.ROBFullEvents 45311241 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 126368 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1599527 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 25035305 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 1985923292 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 9128451044 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 2432959840 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 125 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1674898945 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 310924087 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 156 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 148 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 111428528 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 542554069 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 199305704 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 26941972 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 29270810 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 1947933260 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 215 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1857474146 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 13497185 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 283901059 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 647116126 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 45 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1540592805 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.205688 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.150881 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 311024347 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 154 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 145 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 111506310 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 542573483 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 199309856 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 26973622 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 29535518 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 1948030100 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 211 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1857442950 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 13480165 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 283997895 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 647563158 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 41 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1535854471 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.209387 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.150580 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 587702275 38.15% 38.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 325996808 21.16% 59.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 378232244 24.55% 83.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 219639231 14.26% 98.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 29016078 1.88% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 6169 0.00% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 582872858 37.95% 37.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 326140941 21.24% 59.19% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 378202799 24.62% 83.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 219661262 14.30% 98.11% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 28970430 1.89% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 6181 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1540592805 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1535854471 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 166081126 41.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 1996 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 41.00% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 191505284 47.27% 88.27% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 47530605 11.73% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 166043738 41.02% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 1958 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 41.02% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 191460391 47.30% 88.32% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 47270881 11.68% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1138242397 61.28% 61.28% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 801060 0.04% 61.32% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1138255914 61.28% 61.28% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 800916 0.04% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.32% # Type of FU issued @@ -567,90 +576,90 @@ system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.32% # Ty system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 32 0.00% 61.32% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 28 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMisc 22 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.32% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 532116023 28.65% 89.97% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 186314612 10.03% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 532080715 28.65% 89.97% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 186305355 10.03% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1857474146 # Type of FU issued -system.cpu.iq.rate 1.205625 # Inst issue rate -system.cpu.iq.fu_busy_cnt 405119011 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.218102 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5674157044 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2231847189 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1805703414 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 249 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 266 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 72 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2262593018 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 139 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 17811740 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1857442950 # Type of FU issued +system.cpu.iq.rate 1.209327 # Inst issue rate +system.cpu.iq.fu_busy_cnt 404776968 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.217922 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 5668997271 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 2232041055 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1805706922 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 233 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 216 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 68 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2262219787 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 131 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 17802666 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 84247735 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 66708 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 13149 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 24458659 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 84267149 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 66494 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 13286 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 24462811 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4504401 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 4884981 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 4478194 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 4870766 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 14641664 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 25329983 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 1325123 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 1947933556 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 14641784 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 25370881 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1332488 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 1948030384 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 542554069 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 199305704 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 153 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 159005 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1165002 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 13149 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 7699177 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 8705456 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 16404633 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1827812064 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 516937908 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 29662082 # Number of squashed instructions skipped in execute +system.cpu.iew.iewDispLoadInsts 542573483 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 199309856 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 149 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 159276 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1171811 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 13286 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 7699902 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 8704078 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 16403980 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1827785519 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 516901938 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 29657431 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 81 # number of nop insts executed -system.cpu.iew.exec_refs 698690935 # number of memory reference insts executed -system.cpu.iew.exec_branches 229542500 # Number of branches executed -system.cpu.iew.exec_stores 181753027 # Number of stores executed -system.cpu.iew.exec_rate 1.186373 # Inst execution rate -system.cpu.iew.wb_sent 1808734068 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1805703486 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1169239698 # num instructions producing a value -system.cpu.iew.wb_consumers 1689624086 # num instructions consuming a value +system.cpu.iew.exec_nop 73 # number of nop insts executed +system.cpu.iew.exec_refs 698651224 # number of memory reference insts executed +system.cpu.iew.exec_branches 229542579 # Number of branches executed +system.cpu.iew.exec_stores 181749286 # Number of stores executed +system.cpu.iew.exec_rate 1.190018 # Inst execution rate +system.cpu.iew.wb_sent 1808742163 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1805706990 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1169201528 # num instructions producing a value +system.cpu.iew.wb_consumers 1689618558 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.172023 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.692012 # average fanout of values written-back +system.cpu.iew.wb_rate 1.175643 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.691991 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 258007667 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 258099025 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 170 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 14629355 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1501111622 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.108533 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.025633 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 14629375 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1496362804 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.112051 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.027734 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 920819202 61.34% 61.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 250634053 16.70% 78.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 110061016 7.33% 85.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 55281373 3.68% 89.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 29321487 1.95% 91.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 34081425 2.27% 93.28% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 24716781 1.65% 94.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 18131809 1.21% 96.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 58064476 3.87% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 916038990 61.22% 61.22% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 250656359 16.75% 77.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 110050903 7.35% 85.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 55261193 3.69% 89.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 29363802 1.96% 90.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 34102831 2.28% 93.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 24718362 1.65% 94.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 18151757 1.21% 96.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 58018607 3.88% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1501111622 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1496362804 # Number of insts commited each cycle system.cpu.commit.committedInsts 1544563042 # Number of instructions committed system.cpu.commit.committedOps 1664032434 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -696,76 +705,76 @@ system.cpu.commit.op_class_0::MemWrite 174847045 10.51% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 1664032434 # Class of committed instruction -system.cpu.commit.bw_lim_events 58064476 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 3365086648 # The number of ROB reads -system.cpu.rob.rob_writes 3883566462 # The number of ROB writes -system.cpu.timesIdled 859 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 79817 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 58018607 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 3360475057 # The number of ROB reads +system.cpu.rob.rob_writes 3883759706 # The number of ROB writes +system.cpu.timesIdled 836 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 76614 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1544563024 # Number of Instructions Simulated system.cpu.committedOps 1664032416 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.997481 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.997481 # CPI: Total CPI of All Threads -system.cpu.ipc 1.002525 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.002525 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2175803949 # number of integer regfile reads -system.cpu.int_regfile_writes 1261568723 # number of integer regfile writes +system.cpu.cpi 0.994411 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.994411 # CPI: Total CPI of All Threads +system.cpu.ipc 1.005620 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.005620 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2175771978 # number of integer regfile reads +system.cpu.int_regfile_writes 1261585669 # number of integer regfile writes system.cpu.fp_regfile_reads 40 # number of floating regfile reads -system.cpu.fp_regfile_writes 54 # number of floating regfile writes -system.cpu.cc_regfile_reads 6965710140 # number of cc regfile reads -system.cpu.cc_regfile_writes 551865181 # number of cc regfile writes -system.cpu.misc_regfile_reads 675846539 # number of misc regfile reads +system.cpu.fp_regfile_writes 50 # number of floating regfile writes +system.cpu.cc_regfile_reads 6965626191 # number of cc regfile reads +system.cpu.cc_regfile_writes 551852831 # number of cc regfile writes +system.cpu.misc_regfile_reads 675841321 # number of misc regfile reads system.cpu.misc_regfile_writes 124 # number of misc regfile writes -system.cpu.dcache.tags.replacements 17004606 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.964973 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 638063275 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 17005118 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37.521838 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 77839500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.964973 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999932 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999932 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 17004065 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.964813 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 638072070 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 17004577 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37.523549 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 77932500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.964813 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999931 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999931 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 420 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 416 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 96 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1335698850 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1335698850 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 469343498 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 469343498 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 168719659 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 168719659 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 1335720557 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1335720557 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 469353506 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 469353506 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 168718419 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 168718419 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 57 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 57 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 638063157 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 638063157 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 638063157 # number of overall hits -system.cpu.dcache.overall_hits::total 638063157 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 17417197 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 17417197 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 3866388 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 3866388 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 638071925 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 638071925 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 638071925 # number of overall hits +system.cpu.dcache.overall_hits::total 638071925 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 17418313 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 17418313 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 3867628 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 3867628 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 4 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 4 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 21283585 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 21283585 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 21283587 # number of overall misses -system.cpu.dcache.overall_misses::total 21283587 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 415522893500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 415522893500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 149855935942 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 149855935942 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 216000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 216000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 565378829442 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 565378829442 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 565378829442 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 565378829442 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 486760695 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 486760695 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 21285941 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 21285941 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 21285943 # number of overall misses +system.cpu.dcache.overall_misses::total 21285943 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 412331077000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 412331077000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 148962559255 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 148962559255 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 196500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 196500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 561293636255 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 561293636255 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 561293636255 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 561293636255 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 486771819 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 486771819 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 2 # number of SoftPFReq accesses(hits+misses) @@ -774,440 +783,470 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 659346742 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 659346742 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 659346744 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 659346744 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.035782 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.035782 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022403 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.022403 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 659357866 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 659357866 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 659357868 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 659357868 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.035783 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.035783 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022410 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.022410 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 1 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 1 # miss rate for SoftPFReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.065574 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.065574 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.032280 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.032280 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.032280 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.032280 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23857.047348 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 23857.047348 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38758.638797 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 38758.638797 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 54000 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 26564.078817 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 26564.078817 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 26564.076320 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 26564.076320 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 20755892 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 3446894 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 946527 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 67143 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 21.928473 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 51.336610 # average number of cycles each access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.032283 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.032283 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.032283 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.032283 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23672.273945 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 23672.273945 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38515.224126 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 38515.224126 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 49125 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49125 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 26369.218831 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 26369.218831 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 26369.216353 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 26369.216353 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 20544187 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 3409553 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 942936 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 67231 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 21.787467 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 50.714001 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 4835415 # number of writebacks -system.cpu.dcache.writebacks::total 4835415 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3149636 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 3149636 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1128832 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1128832 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 17004065 # number of writebacks +system.cpu.dcache.writebacks::total 17004065 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3151291 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 3151291 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1130068 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1130068 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 4 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 4 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 4278468 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 4278468 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 4278468 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 4278468 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 14267561 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 14267561 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2737556 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 2737556 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 4281359 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 4281359 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 4281359 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 4281359 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 14267022 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 14267022 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2737560 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 2737560 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 17005117 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 17005117 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 17005118 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 17005118 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 335383172000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 335383172000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 116381847286 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 116381847286 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 17004582 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 17004582 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 17004583 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 17004583 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 331931922000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 331931922000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 115721294597 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 115721294597 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 68000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 68000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 451765019286 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 451765019286 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 451765087286 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 451765087286 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.029311 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.029311 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 447653216597 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 447653216597 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 447653284597 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 447653284597 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.029309 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.029309 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015862 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015862 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025791 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025791 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025791 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025791 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23506.692700 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23506.692700 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42513.047144 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42513.047144 # average WriteReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025790 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025790 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025790 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025790 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23265.676747 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23265.676747 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42271.692528 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42271.692528 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 68000 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26566.416408 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 26566.416408 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26566.418844 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 26566.418844 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26325.446671 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 26325.446671 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26325.449121 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 26325.449121 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 592 # number of replacements -system.cpu.icache.tags.tagsinuse 446.127099 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 656939322 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1080 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 608277.150000 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 587 # number of replacements +system.cpu.icache.tags.tagsinuse 444.617750 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 656962266 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1073 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 612266.790308 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 446.127099 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.871342 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.871342 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 488 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 31 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 444.617750 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.868394 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.868394 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 486 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 15 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 442 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.953125 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 1313883006 # Number of tag accesses -system.cpu.icache.tags.data_accesses 1313883006 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 656939322 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 656939322 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 656939322 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 656939322 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 656939322 # number of overall hits -system.cpu.icache.overall_hits::total 656939322 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1641 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1641 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1641 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1641 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1641 # number of overall misses -system.cpu.icache.overall_misses::total 1641 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 107375484 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 107375484 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 107375484 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 107375484 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 107375484 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 107375484 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 656940963 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 656940963 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 656940963 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 656940963 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 656940963 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 656940963 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::4 441 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.949219 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 1313928777 # Number of tag accesses +system.cpu.icache.tags.data_accesses 1313928777 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 656962266 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 656962266 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 656962266 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 656962266 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 656962266 # number of overall hits +system.cpu.icache.overall_hits::total 656962266 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1586 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1586 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1586 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1586 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1586 # number of overall misses +system.cpu.icache.overall_misses::total 1586 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 98890487 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 98890487 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 98890487 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 98890487 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 98890487 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 98890487 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 656963852 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 656963852 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 656963852 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 656963852 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 656963852 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 656963852 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65432.957952 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 65432.957952 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 65432.957952 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 65432.957952 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 65432.957952 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 65432.957952 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 18112 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 1654 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 192 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 10 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 94.333333 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 165.400000 # average number of cycles each access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62352.135561 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 62352.135561 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 62352.135561 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 62352.135561 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 62352.135561 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 62352.135561 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 17132 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 145 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 194 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 5 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 88.309278 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 29 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 561 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 561 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 561 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 561 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 561 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 561 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1080 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1080 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1080 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1080 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1080 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1080 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 76771987 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 76771987 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 76771987 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 76771987 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 76771987 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 76771987 # number of overall MSHR miss cycles +system.cpu.icache.writebacks::writebacks 587 # number of writebacks +system.cpu.icache.writebacks::total 587 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 511 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 511 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 511 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 511 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 511 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 511 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1075 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1075 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1075 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1075 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1075 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1075 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 73172990 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 73172990 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 73172990 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 73172990 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 73172990 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 73172990 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71085.173148 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71085.173148 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71085.173148 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 71085.173148 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71085.173148 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 71085.173148 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68067.897674 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68067.897674 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68067.897674 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 68067.897674 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68067.897674 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 68067.897674 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.prefetcher.num_hwpf_issued 11620529 # number of hwpf issued -system.cpu.l2cache.prefetcher.pfIdentified 11640215 # number of prefetch candidates identified -system.cpu.l2cache.prefetcher.pfBufferHit 14721 # number of redundant prefetches already in prefetch queue +system.cpu.l2cache.prefetcher.num_hwpf_issued 11609988 # number of hwpf issued +system.cpu.l2cache.prefetcher.pfIdentified 11638125 # number of prefetch candidates identified +system.cpu.l2cache.prefetcher.pfBufferHit 19145 # number of redundant prefetches already in prefetch queue system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped -system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu.l2cache.prefetcher.pfSpanPage 4656609 # number of prefetches not generated due to page crossing -system.cpu.l2cache.tags.replacements 4712362 # number of replacements -system.cpu.l2cache.tags.tagsinuse 16129.977996 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 27367770 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 4728288 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 5.788093 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 29479829000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 5227.936161 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 18.488571 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 7534.908085 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 3348.645178 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.319088 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001128 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.459894 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.204385 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.984496 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1022 817 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 15109 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::0 3 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::1 599 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::3 215 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 502 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2347 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1263 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 9167 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 1830 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.049866 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.922180 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 551302751 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 551302751 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 4835415 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 4835415 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1752988 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1752988 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 41 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 41 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 11483491 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 11483491 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 41 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 13236479 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 13236520 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 41 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 13236479 # number of overall hits -system.cpu.l2cache.overall_hits::total 13236520 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 984611 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 984611 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1039 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 1039 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 2784028 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 2784028 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 1039 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 3768639 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 3769678 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 1039 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 3768639 # number of overall misses -system.cpu.l2cache.overall_misses::total 3769678 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 99828708999 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 99828708999 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 75380000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 75380000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 238235637000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 238235637000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 75380000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 338064345999 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 338139725999 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 75380000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 338064345999 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 338139725999 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 4835415 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 4835415 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2737599 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 2737599 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1080 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 1080 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 14267519 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 14267519 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1080 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 17005118 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 17006198 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1080 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 17005118 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 17006198 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.359662 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.359662 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.962037 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.962037 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.195130 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.195130 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.962037 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.221618 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.221665 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.962037 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.221618 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.221665 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101388.984075 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101388.984075 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 72550.529355 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 72550.529355 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85572.284833 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85572.284833 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72550.529355 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89704.624401 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 89699.896383 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72550.529355 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89704.624401 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 89699.896383 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 30 # number of cycles access was blocked +system.cpu.l2cache.prefetcher.pfRemovedFull 5 # number of prefetches dropped due to prefetch queue size +system.cpu.l2cache.prefetcher.pfSpanPage 4657211 # number of prefetches not generated due to page crossing +system.cpu.l2cache.tags.replacements 4708196 # number of replacements +system.cpu.l2cache.tags.tagsinuse 16099.895635 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 22828795 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 4724118 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.832393 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 54830616500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 13098.409047 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 2.246929 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 2999.239659 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.799463 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.000137 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.183059 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.982660 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1022 830 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 15092 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::0 5 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::1 625 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::3 200 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 476 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2900 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 4269 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5555 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 1892 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1022 0.050659 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.921143 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 552251030 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 552251030 # Number of data accesses +system.cpu.l2cache.WritebackDirty_hits::writebacks 4828216 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 4828216 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 12155140 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 12155140 # number of WritebackClean hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1757112 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1757112 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 57 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 57 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 11520085 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 11520085 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 57 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 13277197 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 13277254 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 57 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 13277197 # number of overall hits +system.cpu.l2cache.overall_hits::total 13277254 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 6 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 6 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 980492 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 980492 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1018 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 1018 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 2746888 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 2746888 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 1018 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 3727380 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 3728398 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 1018 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 3727380 # number of overall misses +system.cpu.l2cache.overall_misses::total 3728398 # number of overall misses +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 137500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 137500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 99075323500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 99075323500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 71685000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 71685000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 234271379500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 234271379500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 71685000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 333346703000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 333418388000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 71685000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 333346703000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 333418388000 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 4828216 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 4828216 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 12155140 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 12155140 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 6 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 6 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 2737604 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 2737604 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1075 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 1075 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 14266973 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 14266973 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1075 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 17004577 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 17005652 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1075 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 17004577 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 17005652 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.358157 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.358157 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.946977 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.946977 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.192535 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.192535 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.946977 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.219199 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.219245 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.946977 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.219199 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.219245 # miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 22916.666667 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 22916.666667 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101046.539390 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101046.539390 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 70417.485265 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 70417.485265 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85286.105404 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85286.105404 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70417.485265 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89431.907399 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 89426.715710 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70417.485265 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89431.907399 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 89426.715710 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 83 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 15 # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs 41.500000 # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1637565 # number of writebacks -system.cpu.l2cache.writebacks::total 1637565 # number of writebacks -system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 4105 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::total 4105 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 45593 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 45593 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 49698 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 49698 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 49698 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 49698 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 100082 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 100082 # number of CleanEvict MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 1001959 # number of HardPFReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::total 1001959 # number of HardPFReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 980506 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 980506 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1039 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1039 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 2738435 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 2738435 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 1039 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 3718941 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 3719980 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 1039 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 3718941 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 1001959 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 4721939 # number of overall MSHR misses -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 72923665986 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 72923665986 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 93548158999 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 93548158999 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 69146000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 69146000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 218917649000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 218917649000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 69146000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 312465807999 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 312534953999 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 69146000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 312465807999 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 72923665986 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 385458619985 # number of overall MSHR miss cycles -system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.writebacks::writebacks 1636029 # number of writebacks +system.cpu.l2cache.writebacks::total 1636029 # number of writebacks +system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 3958 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadExReq_mshr_hits::total 3958 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 45559 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 45559 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 49517 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 49518 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 49517 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 49518 # number of overall MSHR hits +system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 1144921 # number of HardPFReq MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::total 1144921 # number of HardPFReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 6 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 976534 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 976534 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1017 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1017 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 2701329 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 2701329 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 1017 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 3677863 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 3678880 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 1017 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 3677863 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 1144921 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 4823801 # number of overall MSHR misses +system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 72325395404 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 72325395404 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 101500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 101500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 92841040000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 92841040000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 65516000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 65516000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 215255322500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 215255322500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 65516000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 308096362500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 308161878500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 65516000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 308096362500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 72325395404 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 380487273904 # number of overall MSHR miss cycles system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358163 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.358163 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.962037 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.962037 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.191935 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.191935 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.962037 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.218695 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.218743 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.962037 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.218695 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.356711 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.356711 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.946047 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.946047 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.189341 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.189341 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.946047 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.216287 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.216333 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.946047 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.216287 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.277660 # mshr miss rate for overall accesses -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 72781.087835 # average HardPFReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 72781.087835 # average HardPFReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95408.043397 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95408.043397 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66550.529355 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66550.529355 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79942.612843 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79942.612843 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66550.529355 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 84020.103572 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 84015.224275 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66550.529355 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 84020.103572 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 72781.087835 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 81631.427256 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.283659 # mshr miss rate for overall accesses +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 63170.642694 # average HardPFReq mshr miss latency +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 63170.642694 # average HardPFReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 16916.666667 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16916.666667 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95071.999541 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95071.999541 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64420.845624 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64420.845624 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79684.970805 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79684.970805 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64420.845624 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 83770.483702 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 83765.134633 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64420.845624 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 83770.483702 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 63170.642694 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78877.066841 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 34011398 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 17005208 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 21592 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 111772 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 111653 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 119 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 14268599 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 6472980 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 15222988 # Transaction distribution -system.cpu.toL2Bus.trans_dist::HardPFReq 1281199 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 2737599 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 2737599 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 1080 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 14267519 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2748 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 50993254 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 50996002 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 69120 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1397794112 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 1397863232 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 5993561 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 40004959 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.003877 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.062190 # Request fanout histogram +system.cpu.toL2Bus.snoop_filter.tot_requests 34010311 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 17004668 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 21296 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 2921208 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2902417 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 18791 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.trans_dist::ReadResp 14268046 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 6464245 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 12155140 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 5774511 # Transaction distribution +system.cpu.toL2Bus.trans_dist::HardPFReq 1435676 # Transaction distribution +system.cpu.toL2Bus.trans_dist::HardPFResp 7 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 6 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 6 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 2737604 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 2737604 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 1075 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 14266973 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2731 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 50991946 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 50994677 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 105984 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2175190848 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 2175296832 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 8846223 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 25851874 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.114549 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.320751 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 39849994 99.61% 99.61% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 154846 0.39% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 119 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 22909361 88.62% 88.62% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 2923722 11.31% 99.93% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 18791 0.07% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 40004959 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 21841114998 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 2.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1620000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 25851874 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 34009808017 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 4.4 # Layer utilization (%) +system.cpu.toL2Bus.snoopLayer0.occupancy 10525 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1610997 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 25507681990 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 25506872492 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 3.3 # Layer utilization (%) -system.membus.trans_dist::ReadResp 3739654 # Transaction distribution -system.membus.trans_dist::Writeback 1637565 # Transaction distribution -system.membus.trans_dist::CleanEvict 3065415 # Transaction distribution -system.membus.trans_dist::ReadExReq 980644 # Transaction distribution -system.membus.trans_dist::ReadExResp 980644 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 3739654 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14143576 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 14143576 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 406903232 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 406903232 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 3698381 # Transaction distribution +system.membus.trans_dist::WritebackDirty 1636029 # Transaction distribution +system.membus.trans_dist::CleanEvict 3003353 # Transaction distribution +system.membus.trans_dist::UpgradeReq 6 # Transaction distribution +system.membus.trans_dist::UpgradeResp 6 # Transaction distribution +system.membus.trans_dist::ReadExReq 976674 # Transaction distribution +system.membus.trans_dist::ReadExResp 976674 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 3698382 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 13989505 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 13989505 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 403909376 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 403909376 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 9423278 # Request fanout histogram +system.membus.snoop_fanout::samples 9314444 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 9423278 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 9314444 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 9423278 # Request fanout histogram -system.membus.reqLayer0.occupancy 17318873513 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 2.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 25673835894 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 9314444 # Request fanout histogram +system.membus.reqLayer0.occupancy 17663480706 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 2.3 # Layer utilization (%) +system.membus.respLayer1.occupancy 25423271236 # Layer occupancy (ticks) system.membus.respLayer1.utilization 3.3 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt index 3fad64f8d..02c08f292 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt @@ -1,41 +1,41 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.363368 # Number of seconds simulated -sim_ticks 2363368369500 # Number of ticks simulated -final_tick 2363368369500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.377030 # Number of seconds simulated +sim_ticks 2377029670500 # Number of ticks simulated +final_tick 2377029670500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1008024 # Simulator instruction rate (inst/s) -host_op_rate 1086287 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1548215415 # Simulator tick rate (ticks/s) -host_mem_usage 315828 # Number of bytes of host memory used -host_seconds 1526.51 # Real time elapsed on the host +host_inst_rate 970948 # Simulator instruction rate (inst/s) +host_op_rate 1046333 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1499891883 # Simulator tick rate (ticks/s) +host_mem_usage 316204 # Number of bytes of host memory used +host_seconds 1584.80 # Real time elapsed on the host sim_insts 1538759602 # Number of instructions simulated sim_ops 1658228915 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 39424 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 124870144 # Number of bytes read from this memory -system.physmem.bytes_read::total 124909568 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124870272 # Number of bytes read from this memory +system.physmem.bytes_read::total 124909696 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 39424 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 39424 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 65352128 # Number of bytes written to this memory system.physmem.bytes_written::total 65352128 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 616 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1951096 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1951712 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1951098 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1951714 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 1021127 # Number of write requests responded to by this memory system.physmem.num_writes::total 1021127 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 16681 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 52835667 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 52852348 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 16681 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 16681 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 27652112 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 27652112 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 27652112 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 16681 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 52835667 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 80504461 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 16585 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 52532063 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 52548648 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 16585 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 16585 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 27493190 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 27493190 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 27493190 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 16585 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 52532063 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 80041838 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -154,7 +154,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 4726736739 # number of cpu cycles simulated +system.cpu.numCycles 4754059341 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1538759602 # Number of instructions committed @@ -175,7 +175,7 @@ system.cpu.num_mem_refs 633153380 # nu system.cpu.num_load_insts 458306334 # Number of load instructions system.cpu.num_store_insts 174847046 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 4726736738.998000 # Number of busy cycles +system.cpu.num_busy_cycles 4754059340.998000 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles system.cpu.Branches 213462427 # Number of branches fetched @@ -215,19 +215,19 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 1664032481 # Class of executed instruction system.cpu.dcache.tags.replacements 9111140 # number of replacements -system.cpu.dcache.tags.tagsinuse 4083.732103 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 4083.741120 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 618380069 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 9115236 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 67.840270 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 25164683500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4083.732103 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.997005 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.997005 # Average percentage of cache occupancy +system.cpu.dcache.tags.warmup_cycle 25224281500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4083.741120 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.997007 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.997007 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 158 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1213 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2578 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 146 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 152 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1156 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2640 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 147 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id system.cpu.dcache.tags.tag_accesses 1264105846 # Number of tag accesses @@ -254,14 +254,14 @@ system.cpu.dcache.demand_misses::cpu.data 9115235 # n system.cpu.dcache.demand_misses::total 9115235 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 9115236 # number of overall misses system.cpu.dcache.overall_misses::total 9115236 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 143052931500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 143052931500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 57408921000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 57408921000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 200461852500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 200461852500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 200461852500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 200461852500 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 151235084500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 151235084500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 62883763000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 62883763000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 214118847500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 214118847500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 214118847500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 214118847500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 454909135 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 454909135 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) @@ -286,14 +286,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.014526 system.cpu.dcache.demand_miss_rate::total 0.014526 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.014526 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.014526 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19796.738027 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 19796.738027 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30388.773464 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 30388.773464 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 21991.956598 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 21991.956598 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 21991.954185 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 21991.954185 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20929.045752 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 20929.045752 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33286.820150 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 33286.820150 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 23490.216928 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 23490.216928 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 23490.214351 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 23490.214351 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -314,16 +314,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 9115235 system.cpu.dcache.demand_mshr_misses::total 9115235 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 9115236 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 9115236 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 135826845500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 135826845500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 55519772000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 55519772000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 54000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 54000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191346617500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 191346617500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 191346671500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 191346671500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 144008998500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 144008998500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 60994614000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 60994614000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 61000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 61000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 205003612500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 205003612500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 205003673500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 205003673500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015885 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015885 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010946 # mshr miss rate for WriteReq accesses @@ -334,26 +334,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014526 system.cpu.dcache.demand_mshr_miss_rate::total 0.014526 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014526 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.014526 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18796.738027 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18796.738027 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29388.773464 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29388.773464 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 54000 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20991.956598 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20991.956598 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20991.960219 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20991.960219 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19929.045752 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19929.045752 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32286.820150 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32286.820150 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 61000 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61000 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22490.216928 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 22490.216928 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22490.221153 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 22490.221153 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 7 # number of replacements -system.cpu.icache.tags.tagsinuse 515.003151 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 515.144337 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1544564953 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 638 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 2420948.202194 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 515.003151 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.251466 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.251466 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 515.144337 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.251535 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.251535 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 631 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id @@ -373,12 +373,12 @@ system.cpu.icache.demand_misses::cpu.inst 638 # n system.cpu.icache.demand_misses::total 638 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 638 # number of overall misses system.cpu.icache.overall_misses::total 638 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 34234000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 34234000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 34234000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 34234000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 34234000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 34234000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 38540000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 38540000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 38540000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 38540000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 38540000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 38540000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1544565591 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1544565591 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1544565591 # number of demand (read+write) accesses @@ -391,12 +391,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53658.307210 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 53658.307210 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 53658.307210 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 53658.307210 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 53658.307210 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 53658.307210 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60407.523511 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 60407.523511 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 60407.523511 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 60407.523511 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 60407.523511 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 60407.523511 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -405,93 +405,99 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.writebacks::writebacks 7 # number of writebacks +system.cpu.icache.writebacks::total 7 # number of writebacks system.cpu.icache.ReadReq_mshr_misses::cpu.inst 638 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 638 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 638 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 638 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 638 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 638 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33596000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 33596000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33596000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 33596000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33596000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 33596000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 37902000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 37902000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 37902000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 37902000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 37902000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 37902000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52658.307210 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52658.307210 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52658.307210 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 52658.307210 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52658.307210 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 52658.307210 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59407.523511 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59407.523511 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59407.523511 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 59407.523511 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59407.523511 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 59407.523511 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1919018 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31008.199290 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 14386233 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1948786 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 7.382151 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 150067869000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 15515.970631 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 23.734659 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 15468.494001 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.473510 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000724 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.472061 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.946295 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 1919027 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31012.105366 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14386231 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1948795 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.382116 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 150459065000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 15503.034415 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 23.646166 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 15485.424786 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.473115 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000722 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.472578 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.946414 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29768 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 30 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1084 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1732 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26839 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1085 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1728 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26842 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908447 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 149644895 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 149644895 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 3681379 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3681379 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1107017 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1107017 # number of ReadExReq hits +system.cpu.l2cache.tags.tag_accesses 149644904 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 149644904 # Number of data accesses +system.cpu.l2cache.WritebackDirty_hits::writebacks 3681379 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 3681379 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 7 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 7 # number of WritebackClean hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1107015 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1107015 # number of ReadExReq hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 22 # number of ReadCleanReq hits system.cpu.l2cache.ReadCleanReq_hits::total 22 # number of ReadCleanReq hits system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6057123 # number of ReadSharedReq hits system.cpu.l2cache.ReadSharedReq_hits::total 6057123 # number of ReadSharedReq hits system.cpu.l2cache.demand_hits::cpu.inst 22 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 7164140 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7164162 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 7164138 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7164160 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 22 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 7164140 # number of overall hits -system.cpu.l2cache.overall_hits::total 7164162 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 782132 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 782132 # number of ReadExReq misses +system.cpu.l2cache.overall_hits::cpu.data 7164138 # number of overall hits +system.cpu.l2cache.overall_hits::total 7164160 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 782134 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 782134 # number of ReadExReq misses system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 616 # number of ReadCleanReq misses system.cpu.l2cache.ReadCleanReq_misses::total 616 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1168964 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 1168964 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 616 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1951096 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1951712 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1951098 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1951714 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 616 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1951096 # number of overall misses -system.cpu.l2cache.overall_misses::total 1951712 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41062370000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 41062370000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 32383000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 32383000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 61386933500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 61386933500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 32383000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 102449303500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 102481686500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 32383000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 102449303500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 102481686500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 3681379 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3681379 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1951098 # number of overall misses +system.cpu.l2cache.overall_misses::total 1951714 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 46537233000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 46537233000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 36689000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 36689000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 69569093500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 69569093500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 36689000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 116106326500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 116143015500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 36689000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 116106326500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 116143015500 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 3681379 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 3681379 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 7 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 7 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889149 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1889149 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 638 # number of ReadCleanReq accesses(hits+misses) @@ -504,30 +510,30 @@ system.cpu.l2cache.demand_accesses::total 9115874 # n system.cpu.l2cache.overall_accesses::cpu.inst 638 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 9115236 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 9115874 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.414013 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.414013 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.414014 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.414014 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.965517 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.965517 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.161770 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.161770 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.965517 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.214048 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.214100 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.214101 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.965517 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.214048 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.214100 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.562565 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.562565 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52569.805195 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52569.805195 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52513.964074 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52513.964074 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52569.805195 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52508.591838 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52508.611158 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52569.805195 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52508.591838 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52508.611158 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.214101 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.332424 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.332424 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59560.064935 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59560.064935 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59513.461065 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59513.461065 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59560.064935 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59508.198204 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 59508.214574 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59560.064935 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59508.198204 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 59508.214574 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -538,58 +544,58 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 1021127 # number of writebacks system.cpu.l2cache.writebacks::total 1021127 # number of writebacks -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 226 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 226 # number of CleanEvict MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 782132 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 782132 # number of ReadExReq MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 219 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 219 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 782134 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 782134 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 616 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadCleanReq_mshr_misses::total 616 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1168964 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1168964 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 616 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1951096 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1951712 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1951098 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1951714 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 616 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1951096 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1951712 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 33241050000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 33241050000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 26223000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 26223000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 49697293500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 49697293500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 26223000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 82938343500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 82964566500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 26223000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 82938343500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 82964566500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 1951098 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1951714 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 38715893000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 38715893000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 30529000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 30529000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 57879453500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 57879453500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 30529000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 96595346500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 96625875500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 30529000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 96595346500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 96625875500 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.414013 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.414013 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.414014 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.414014 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.965517 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.161770 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.161770 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214048 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.214100 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.214101 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214048 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.214100 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42500.562565 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42500.562565 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42569.805195 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42569.805195 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42513.964074 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42513.964074 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42569.805195 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42508.591838 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42508.611158 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42569.805195 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42508.591838 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42508.611158 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.214101 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.332424 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.332424 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49560.064935 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49560.064935 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49513.461065 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49513.461065 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49560.064935 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49508.198204 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49508.214574 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49560.064935 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49508.198204 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49508.214574 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.snoop_filter.tot_requests 18227021 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 9111154 # Number of requests hitting in the snoop filter with a single holder of the requested data. @@ -598,8 +604,9 @@ system.cpu.toL2Bus.snoop_filter.tot_snoops 1063 # system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1063 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 7226725 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 4702506 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 6326508 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 4702506 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 7 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6326510 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1889149 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1889149 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 638 # Transaction distribution @@ -607,51 +614,51 @@ system.cpu.toL2Bus.trans_dist::ReadSharedReq 7226087 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1283 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27340461 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 27341744 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40832 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 41280 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 818983360 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 819024192 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 1919018 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 20146039 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.000167 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.012936 # Request fanout histogram +system.cpu.toL2Bus.pkt_size::total 819024640 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1919027 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 11034901 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000201 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.014186 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 20142667 99.98% 99.98% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 3372 0.02% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 11032680 99.98% 99.98% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 2221 0.02% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 20146039 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 12794889500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 11034901 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12794896500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 957000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 13672854000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%) system.membus.trans_dist::ReadResp 1169580 # Transaction distribution -system.membus.trans_dist::Writeback 1021127 # Transaction distribution -system.membus.trans_dist::CleanEvict 897054 # Transaction distribution -system.membus.trans_dist::ReadExReq 782132 # Transaction distribution -system.membus.trans_dist::ReadExResp 782132 # Transaction distribution +system.membus.trans_dist::WritebackDirty 1021127 # Transaction distribution +system.membus.trans_dist::CleanEvict 897056 # Transaction distribution +system.membus.trans_dist::ReadExReq 782134 # Transaction distribution +system.membus.trans_dist::ReadExResp 782134 # Transaction distribution system.membus.trans_dist::ReadSharedReq 1169580 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5821605 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 5821605 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190261696 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 190261696 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5821611 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5821611 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190261824 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 190261824 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 3870264 # Request fanout histogram +system.membus.snoop_fanout::samples 3869897 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 3870264 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3869897 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 3870264 # Request fanout histogram -system.membus.reqLayer0.occupancy 7969342268 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3869897 # Request fanout histogram +system.membus.reqLayer0.occupancy 7968854000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 9772290268 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 9758570000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.4 # Layer utilization (%) ---------- End Simulation Statistics ---------- |