summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2016-11-17 04:54:14 -0500
committerAndreas Hansson <andreas.hansson@arm.com>2016-11-17 04:54:14 -0500
commit6ed567d6002df081dd6cf2db6685d3e66c11272b (patch)
treed6df4c0abaf10391c9ca9fb9dfc833737c979e37 /tests/long/se/60.bzip2
parent74249f80df4e6128da38dfb5dbf5f61285c673a2 (diff)
downloadgem5-6ed567d6002df081dd6cf2db6685d3e66c11272b.tar.xz
alpha: Remove ALPHA tru64 support and associated tests
No one appears to be using it, and it is causing build issues and increases the development and maintenance effort.
Diffstat (limited to 'tests/long/se/60.bzip2')
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini877
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr7
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout29
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt836
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini825
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr7
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout29
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt1119
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini203
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr6
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout29
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt167
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini366
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr6
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout29
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt566
16 files changed, 0 insertions, 5101 deletions
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
deleted file mode 100644
index 0a31f5d4d..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
+++ /dev/null
@@ -1,877 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=MinorCPU
-children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-decodeCycleInput=true
-decodeInputBufferSize=3
-decodeInputWidth=2
-decodeToExecuteForwardDelay=1
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-enableIdling=true
-eventq_index=0
-executeAllowEarlyMemoryIssue=true
-executeBranchDelay=1
-executeCommitLimit=2
-executeCycleInput=true
-executeFuncUnits=system.cpu.executeFuncUnits
-executeInputBufferSize=7
-executeInputWidth=2
-executeIssueLimit=2
-executeLSQMaxStoreBufferStoresPerCycle=2
-executeLSQRequestsQueueSize=1
-executeLSQStoreBufferSize=5
-executeLSQTransfersQueueSize=2
-executeMaxAccessesInMemory=2
-executeMemoryCommitLimit=1
-executeMemoryIssueLimit=1
-executeMemoryWidth=0
-executeSetTraceTimeOnCommit=true
-executeSetTraceTimeOnIssue=false
-fetch1FetchLimit=1
-fetch1LineSnapWidth=0
-fetch1LineWidth=0
-fetch1ToFetch2BackwardDelay=1
-fetch1ToFetch2ForwardDelay=1
-fetch2CycleInput=true
-fetch2InputBufferSize=2
-fetch2ToDecodeForwardDelay=1
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-threadPolicy=RoundRobin
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.executeFuncUnits]
-type=MinorFUPool
-children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
-eventq_index=0
-funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
-
-[system.cpu.executeFuncUnits.funcUnits0]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits0.timings
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits0.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits1]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits1.timings
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntAlu
-
-[system.cpu.executeFuncUnits.funcUnits1.timings]
-type=MinorFUTiming
-children=opClasses
-description=Int
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits2]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
-opLat=3
-timings=system.cpu.executeFuncUnits.funcUnits2.timings
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntMult
-
-[system.cpu.executeFuncUnits.funcUnits2.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mul
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
-srcRegsRelativeLats=0
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits3]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=9
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
-opLat=9
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses]
-type=MinorOpClassSet
-children=opClasses
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
-
-[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
-type=MinorOpClass
-eventq_index=0
-opClass=IntDiv
-
-[system.cpu.executeFuncUnits.funcUnits4]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
-opLat=6
-timings=system.cpu.executeFuncUnits.funcUnits4.timings
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses]
-type=MinorOpClassSet
-children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
-type=MinorOpClass
-eventq_index=0
-opClass=FloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAddAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShift
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdShiftAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAdd
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatAlu
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCmp
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatCvt
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatDiv
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMisc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMult
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatMultAcc
-
-[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
-type=MinorOpClass
-eventq_index=0
-opClass=SimdFloatSqrt
-
-[system.cpu.executeFuncUnits.funcUnits4.timings]
-type=MinorFUTiming
-children=opClasses
-description=FloatSimd
-eventq_index=0
-extraAssumedLat=0
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
-srcRegsRelativeLats=2
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits5]
-type=MinorFU
-children=opClasses timings
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
-opLat=1
-timings=system.cpu.executeFuncUnits.funcUnits5.timings
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=MemRead
-
-[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=MemWrite
-
-[system.cpu.executeFuncUnits.funcUnits5.timings]
-type=MinorFUTiming
-children=opClasses
-description=Mem
-eventq_index=0
-extraAssumedLat=2
-extraCommitLat=0
-extraCommitLatExpr=Null
-mask=0
-match=0
-opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
-srcRegsRelativeLats=1
-suppress=false
-
-[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
-type=MinorOpClassSet
-eventq_index=0
-opClasses=
-
-[system.cpu.executeFuncUnits.funcUnits6]
-type=MinorFU
-children=opClasses
-cantForwardFromFUIndices=
-eventq_index=0
-issueLat=1
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
-opLat=1
-timings=
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses]
-type=MinorOpClassSet
-children=opClasses0 opClasses1
-eventq_index=0
-opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
-type=MinorOpClass
-eventq_index=0
-opClass=IprAccess
-
-[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
-type=MinorOpClass
-eventq_index=0
-opClass=InstPrefetch
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
deleted file mode 100755
index 871055fe1..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simerr
-gem5 Simulator System. http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:45
-gem5 executing on e108600-lin, pid 28067
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/minor-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0. Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 1241902335500 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
deleted file mode 100644
index d9427be27..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
+++ /dev/null
@@ -1,836 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds 1.241902 # Number of seconds simulated
-sim_ticks 1241902335500 # Number of ticks simulated
-final_tick 1241902335500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 473348 # Simulator instruction rate (inst/s)
-host_op_rate 473348 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 321867657 # Simulator tick rate (ticks/s)
-host_mem_usage 255296 # Number of bytes of host memory used
-host_seconds 3858.43 # Real time elapsed on the host
-sim_insts 1826378509 # Number of instructions simulated
-sim_ops 1826378509 # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage 1 # Voltage in Volts
-system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst 61632 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 126178240 # Number of bytes read from this memory
-system.physmem.bytes_read::total 126239872 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 61632 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 61632 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks 66092288 # Number of bytes written to this memory
-system.physmem.bytes_written::total 66092288 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 963 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 1971535 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 1972498 # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks 1032692 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 1032692 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 49627 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 101600775 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 101650402 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 49627 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 49627 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks 53218587 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 53218587 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks 53218587 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 49627 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 101600775 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 154868990 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 1972498 # Number of read requests accepted
-system.physmem.writeReqs 1032692 # Number of write requests accepted
-system.physmem.readBursts 1972498 # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts 1032692 # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM 126161536 # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ 78336 # Total number of bytes read from write queue
-system.physmem.bytesWritten 66090880 # Total number of bytes written to DRAM
-system.physmem.bytesReadSys 126239872 # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys 66092288 # Total written bytes from the system interface side
-system.physmem.servicedByWrQ 1224 # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0 119357 # Per bank write bursts
-system.physmem.perBankRdBursts::1 114729 # Per bank write bursts
-system.physmem.perBankRdBursts::2 116715 # Per bank write bursts
-system.physmem.perBankRdBursts::3 118322 # Per bank write bursts
-system.physmem.perBankRdBursts::4 118352 # Per bank write bursts
-system.physmem.perBankRdBursts::5 118237 # Per bank write bursts
-system.physmem.perBankRdBursts::6 120696 # Per bank write bursts
-system.physmem.perBankRdBursts::7 125562 # Per bank write bursts
-system.physmem.perBankRdBursts::8 127868 # Per bank write bursts
-system.physmem.perBankRdBursts::9 130858 # Per bank write bursts
-system.physmem.perBankRdBursts::10 129451 # Per bank write bursts
-system.physmem.perBankRdBursts::11 131187 # Per bank write bursts
-system.physmem.perBankRdBursts::12 126743 # Per bank write bursts
-system.physmem.perBankRdBursts::13 125956 # Per bank write bursts
-system.physmem.perBankRdBursts::14 123338 # Per bank write bursts
-system.physmem.perBankRdBursts::15 123903 # Per bank write bursts
-system.physmem.perBankWrBursts::0 62004 # Per bank write bursts
-system.physmem.perBankWrBursts::1 62324 # Per bank write bursts
-system.physmem.perBankWrBursts::2 61320 # Per bank write bursts
-system.physmem.perBankWrBursts::3 62012 # Per bank write bursts
-system.physmem.perBankWrBursts::4 62437 # Per bank write bursts
-system.physmem.perBankWrBursts::5 63989 # Per bank write bursts
-system.physmem.perBankWrBursts::6 65066 # Per bank write bursts
-system.physmem.perBankWrBursts::7 66492 # Per bank write bursts
-system.physmem.perBankWrBursts::8 66230 # Per bank write bursts
-system.physmem.perBankWrBursts::9 66701 # Per bank write bursts
-system.physmem.perBankWrBursts::10 66337 # Per bank write bursts
-system.physmem.perBankWrBursts::11 66707 # Per bank write bursts
-system.physmem.perBankWrBursts::12 65162 # Per bank write bursts
-system.physmem.perBankWrBursts::13 65226 # Per bank write bursts
-system.physmem.perBankWrBursts::14 65630 # Per bank write bursts
-system.physmem.perBankWrBursts::15 65033 # Per bank write bursts
-system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
-system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
-system.physmem.totGap 1241902212500 # Total gap between requests
-system.physmem.readPktSize::0 0 # Read request sizes (log2)
-system.physmem.readPktSize::1 0 # Read request sizes (log2)
-system.physmem.readPktSize::2 0 # Read request sizes (log2)
-system.physmem.readPktSize::3 0 # Read request sizes (log2)
-system.physmem.readPktSize::4 0 # Read request sizes (log2)
-system.physmem.readPktSize::5 0 # Read request sizes (log2)
-system.physmem.readPktSize::6 1972498 # Read request sizes (log2)
-system.physmem.writePktSize::0 0 # Write request sizes (log2)
-system.physmem.writePktSize::1 0 # Write request sizes (log2)
-system.physmem.writePktSize::2 0 # Write request sizes (log2)
-system.physmem.writePktSize::3 0 # Write request sizes (log2)
-system.physmem.writePktSize::4 0 # Write request sizes (log2)
-system.physmem.writePktSize::5 0 # Write request sizes (log2)
-system.physmem.writePktSize::6 1032692 # Write request sizes (log2)
-system.physmem.rdQLenPdf::0 1834002 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1 137262 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2 10 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15 28680 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16 29758 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17 55879 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18 61072 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19 61319 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20 61406 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21 61263 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22 61215 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23 61129 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24 61163 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25 61122 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26 61175 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27 61200 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28 61213 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29 61359 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30 61719 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31 61033 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32 60943 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33 28 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples 1848577 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean 103.999494 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean 81.158472 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev 130.975371 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127 1464855 79.24% 79.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255 267102 14.45% 93.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383 48426 2.62% 96.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511 20608 1.11% 97.43% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639 12613 0.68% 98.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767 7404 0.40% 98.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895 5582 0.30% 98.81% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023 4649 0.25% 99.06% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151 17338 0.94% 100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total 1848577 # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples 60747 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean 32.448697 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean 23.033030 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev 139.766082 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511 60580 99.73% 99.73% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023 126 0.21% 99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1535 11 0.02% 99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047 5 0.01% 99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2559 4 0.01% 99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071 4 0.01% 99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-3583 2 0.00% 99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3584-4095 3 0.00% 99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4607 3 0.00% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119 3 0.00% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6656-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215 1 0.00% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-9727 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::11776-12287 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::12800-13311 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14848-15359 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total 60747 # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples 60747 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean 16.999523 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean 16.968024 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev 1.037878 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16 30790 50.69% 50.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17 1097 1.81% 52.49% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18 26995 44.44% 96.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19 1834 3.02% 99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20 26 0.04% 99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21 5 0.01% 100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total 60747 # Writes before turning the bus around for reads
-system.physmem.totQLat 58523135000 # Total ticks spent queuing
-system.physmem.totMemAccLat 95484522500 # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat 9856370000 # Total ticks spent in databus transfers
-system.physmem.avgQLat 29687.98 # Average queueing delay per DRAM burst
-system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat 48437.98 # Average memory access latency per DRAM burst
-system.physmem.avgRdBW 101.59 # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW 53.22 # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys 101.65 # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys 53.22 # Average system write bandwidth in MiByte/s
-system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil 1.21 # Data bus utilization in percentage
-system.physmem.busUtilRead 0.79 # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite 0.42 # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
-system.physmem.avgWrQLen 25.33 # Average write queue length when enqueuing
-system.physmem.readRowHits 727297 # Number of row buffer hits during reads
-system.physmem.writeRowHits 428065 # Number of row buffer hits during writes
-system.physmem.readRowHitRate 36.89 # Row buffer hit rate for reads
-system.physmem.writeRowHitRate 41.45 # Row buffer hit rate for writes
-system.physmem.avgGap 413252.48 # Average gap between requests
-system.physmem.pageHitRate 38.46 # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy 6395269440 # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy 3399162525 # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy 6797065800 # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy 2639461680 # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy 75004519200.000015 # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy 46893448560 # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy 2685169920 # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy 246120093660 # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy 85384513440 # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy 94763106600 # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy 570117979365 # Total energy per rank (pJ)
-system.physmem_0.averagePower 459.068285 # Core power per rank (mW)
-system.physmem_0.totalIdleTime 1131989083250 # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE 3611832250 # Time in different power states
-system.physmem_0.memoryStateTime::REF 31797904000 # Time in different power states
-system.physmem_0.memoryStateTime::SREF 369900280750 # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN 222356311250 # Time in different power states
-system.physmem_0.memoryStateTime::ACT 74502708250 # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN 539733299000 # Time in different power states
-system.physmem_1.actEnergy 6803606040 # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy 3616187190 # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy 7277830560 # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy 2751075720 # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy 76383156720.000015 # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy 47598512910 # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy 2658705600 # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy 254833635780 # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy 85755552000 # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy 89279622225 # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy 576994094775 # Total energy per rank (pJ)
-system.physmem_1.averagePower 464.605041 # Core power per rank (mW)
-system.physmem_1.totalIdleTime 1130512338500 # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE 3468880500 # Time in different power states
-system.physmem_1.memoryStateTime::REF 32377406000 # Time in different power states
-system.physmem_1.memoryStateTime::SREF 348347909000 # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN 223320346000 # Time in different power states
-system.physmem_1.memoryStateTime::ACT 75543655250 # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN 558844138750 # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups 246965199 # Number of BP lookups
-system.cpu.branchPred.condPredicted 186917374 # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect 15586746 # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups 168139701 # Number of BTB lookups
-system.cpu.branchPred.BTBHits 165606683 # Number of BTB hits
-system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct 98.493504 # BTB Hit Percentage
-system.cpu.branchPred.usedRAS 18556232 # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect 106082 # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups 314 # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits 63 # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses 251 # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted 101 # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock 500 # Clock period in ticks
-system.cpu.dtb.fetch_hits 0 # ITB hits
-system.cpu.dtb.fetch_misses 0 # ITB misses
-system.cpu.dtb.fetch_acv 0 # ITB acv
-system.cpu.dtb.fetch_accesses 0 # ITB accesses
-system.cpu.dtb.read_hits 453404968 # DTB read hits
-system.cpu.dtb.read_misses 5001226 # DTB read misses
-system.cpu.dtb.read_acv 0 # DTB read access violations
-system.cpu.dtb.read_accesses 458406194 # DTB read accesses
-system.cpu.dtb.write_hits 161377184 # DTB write hits
-system.cpu.dtb.write_misses 1709229 # DTB write misses
-system.cpu.dtb.write_acv 0 # DTB write access violations
-system.cpu.dtb.write_accesses 163086413 # DTB write accesses
-system.cpu.dtb.data_hits 614782152 # DTB hits
-system.cpu.dtb.data_misses 6710455 # DTB misses
-system.cpu.dtb.data_acv 0 # DTB access violations
-system.cpu.dtb.data_accesses 621492607 # DTB accesses
-system.cpu.itb.fetch_hits 600133421 # ITB hits
-system.cpu.itb.fetch_misses 19 # ITB misses
-system.cpu.itb.fetch_acv 0 # ITB acv
-system.cpu.itb.fetch_accesses 600133440 # ITB accesses
-system.cpu.itb.read_hits 0 # DTB read hits
-system.cpu.itb.read_misses 0 # DTB read misses
-system.cpu.itb.read_acv 0 # DTB read access violations
-system.cpu.itb.read_accesses 0 # DTB read accesses
-system.cpu.itb.write_hits 0 # DTB write hits
-system.cpu.itb.write_misses 0 # DTB write misses
-system.cpu.itb.write_acv 0 # DTB write access violations
-system.cpu.itb.write_accesses 0 # DTB write accesses
-system.cpu.itb.data_hits 0 # DTB hits
-system.cpu.itb.data_misses 0 # DTB misses
-system.cpu.itb.data_acv 0 # DTB access violations
-system.cpu.itb.data_accesses 0 # DTB accesses
-system.cpu.workload.num_syscalls 29 # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.numCycles 2483804671 # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 1826378509 # Number of instructions committed
-system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
-system.cpu.discardedOps 55133015 # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
-system.cpu.cpi 1.359962 # CPI: cycles per instruction
-system.cpu.ipc 0.735315 # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass 83736345 4.58% 4.58% # Class of committed instruction
-system.cpu.op_class_0::IntAlu 1129914150 61.87% 66.45% # Class of committed instruction
-system.cpu.op_class_0::IntMult 75 0.00% 66.45% # Class of committed instruction
-system.cpu.op_class_0::IntDiv 0 0.00% 66.45% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd 805244 0.04% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp 13 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt 100 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMult 11 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMultAcc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv 24 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMisc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMult 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdShift 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 66.50% # Class of committed instruction
-system.cpu.op_class_0::MemRead 449492662 24.61% 91.11% # Class of committed instruction
-system.cpu.op_class_0::MemWrite 162429751 8.89% 100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemRead 79 0.00% 100.00% # Class of committed instruction
-system.cpu.op_class_0::FloatMemWrite 55 0.00% 100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
-system.cpu.op_class_0::total 1826378509 # Class of committed instruction
-system.cpu.tickCycles 2082494897 # Number of cycles that the object actually ticked
-system.cpu.idleCycles 401309774 # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements 9121955 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4080.932596 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 602775567 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9126051 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 66.049989 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 17009517500 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4080.932596 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.996321 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.996321 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0 43 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1 1466 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2 2515 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3 72 # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 1233653477 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 1233653477 # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data 444296125 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 444296125 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 158479442 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 158479442 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 602775567 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 602775567 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 602775567 # number of overall hits
-system.cpu.dcache.overall_hits::total 602775567 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 7239086 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 7239086 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 2249060 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 2249060 # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data 9488146 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 9488146 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 9488146 # number of overall misses
-system.cpu.dcache.overall_misses::total 9488146 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 201399177000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 201399177000 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 119572112000 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 119572112000 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 320971289000 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 320971289000 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 320971289000 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 320971289000 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 451535211 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 451535211 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 612263713 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 612263713 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 612263713 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 612263713 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016032 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.016032 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013993 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.013993 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.015497 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.015497 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.015497 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.015497 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27821.078103 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 27821.078103 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53165.372200 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 53165.372200 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 33828.662523 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 33828.662523 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 33828.662523 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 33828.662523 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks 3671979 # number of writebacks
-system.cpu.dcache.writebacks::total 3671979 # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data 365 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total 365 # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data 361730 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total 361730 # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data 362095 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total 362095 # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data 362095 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total 362095 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238721 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 7238721 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887330 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 1887330 # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 9126051 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 9126051 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 9126051 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 9126051 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 194152625000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 194152625000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 91149337000 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 91149337000 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 285301962000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 285301962000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 285301962000 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 285301962000 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016031 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016031 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011742 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014905 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.014905 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014905 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.014905 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26821.399112 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26821.399112 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48295.389254 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48295.389254 # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31262.367699 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 31262.367699 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31262.367699 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 31262.367699 # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements 3 # number of replacements
-system.cpu.icache.tags.tagsinuse 754.212981 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 600132458 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 963 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 623190.506750 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 754.212981 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.368268 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.368268 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024 960 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4 879 # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024 0.468750 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 1200267805 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 1200267805 # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst 600132458 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 600132458 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 600132458 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 600132458 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 600132458 # number of overall hits
-system.cpu.icache.overall_hits::total 600132458 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 963 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 963 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 963 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 963 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 963 # number of overall misses
-system.cpu.icache.overall_misses::total 963 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 93461000 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 93461000 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 93461000 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 93461000 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 93461000 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 93461000 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 600133421 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 600133421 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 600133421 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 600133421 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 600133421 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 600133421 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 97051.921080 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 97051.921080 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 97051.921080 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 97051.921080 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 97051.921080 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 97051.921080 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks 3 # number of writebacks
-system.cpu.icache.writebacks::total 3 # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 963 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 963 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 963 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 963 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 963 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 963 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 92498000 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 92498000 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 92498000 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 92498000 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 92498000 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 92498000 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 96051.921080 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96051.921080 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 96051.921080 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 96051.921080 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 96051.921080 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 96051.921080 # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements 1940051 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 31462.306469 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 16275911 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1972819 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 8.250078 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 89697966000 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 7.975185 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.025867 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31412.305417 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks 0.000243 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001283 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data 0.958627 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.960153 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024 32768 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1 928 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2816 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7096 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4 21807 # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses 147964595 # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses 147964595 # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks 3671979 # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total 3671979 # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks 3 # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total 3 # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data 1095271 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total 1095271 # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6059245 # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total 6059245 # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data 7154516 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 7154516 # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data 7154516 # number of overall hits
-system.cpu.l2cache.overall_hits::total 7154516 # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data 792059 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 792059 # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 963 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total 963 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1179476 # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total 1179476 # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst 963 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 1971535 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 1972498 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst 963 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 1971535 # number of overall misses
-system.cpu.l2cache.overall_misses::total 1972498 # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 76750433500 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 76750433500 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 91051000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total 91051000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 119656496500 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 119656496500 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 91051000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 196406930000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 196497981000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 91051000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 196406930000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 196497981000 # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks 3671979 # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total 3671979 # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks 3 # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total 3 # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887330 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 1887330 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 963 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total 963 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7238721 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total 7238721 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst 963 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 9126051 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 9127014 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 963 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 9126051 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 9127014 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.419672 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total 0.419672 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.162940 # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.162940 # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 0.216034 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.216116 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 0.216034 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.216116 # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96899.894452 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96899.894452 # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 94549.325026 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 94549.325026 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 101448.860765 # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 101448.860765 # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 94549.325026 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 99621.325515 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 99618.849297 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 94549.325026 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 99621.325515 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 99618.849297 # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks 1032692 # number of writebacks
-system.cpu.l2cache.writebacks::total 1032692 # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 242 # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total 242 # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 792059 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 792059 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 963 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total 963 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1179476 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1179476 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 963 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 1971535 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 1972498 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 963 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 1971535 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 1972498 # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 68829843500 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 68829843500 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 81421000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 81421000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 107861736500 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 107861736500 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 81421000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 176691580000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 176773001000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 81421000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 176691580000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 176773001000 # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.419672 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.419672 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.162940 # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.162940 # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.216034 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.216116 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.216034 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.216116 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86899.894452 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86899.894452 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84549.325026 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 84549.325026 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91448.860765 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91448.860765 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84549.325026 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 89621.325515 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 89618.849297 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84549.325026 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 89621.325515 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 89618.849297 # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests 18248972 # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests 9121958 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops 1442 # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1442 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp 7239684 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty 4704671 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean 3 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict 6357335 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq 1887330 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp 1887330 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq 963 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq 7238721 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1929 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27374057 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total 27375986 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61824 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819073920 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total 819135744 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops 1940051 # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic 66092288 # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples 11067065 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean 0.000130 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev 0.011414 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0 11065623 99.99% 99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1 1442 0.01% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total 11067065 # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy 12796468000 # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy 1444500 # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy 13689076500 # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%)
-system.membus.snoop_filter.tot_requests 3911349 # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests 1938851 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 1241902335500 # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp 1180439 # Transaction distribution
-system.membus.trans_dist::WritebackDirty 1032692 # Transaction distribution
-system.membus.trans_dist::CleanEvict 906159 # Transaction distribution
-system.membus.trans_dist::ReadExReq 792059 # Transaction distribution
-system.membus.trans_dist::ReadExResp 792059 # Transaction distribution
-system.membus.trans_dist::ReadSharedReq 1180439 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5883847 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 5883847 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 192332160 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 192332160 # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops 0 # Total snoops (count)
-system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples 1972498 # Request fanout histogram
-system.membus.snoop_fanout::mean 0 # Request fanout histogram
-system.membus.snoop_fanout::stdev 0 # Request fanout histogram
-system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 1972498 100.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value 0 # Request fanout histogram
-system.membus.snoop_fanout::max_value 0 # Request fanout histogram
-system.membus.snoop_fanout::total 1972498 # Request fanout histogram
-system.membus.reqLayer0.occupancy 8507556000 # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization 0.7 # Layer utilization (%)
-system.membus.respLayer1.occupancy 10783034500 # Layer occupancy (ticks)
-system.membus.respLayer1.utilization 0.9 # Layer utilization (%)
-
----------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
deleted file mode 100644
index 1d1d7a36d..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
+++ /dev/null
@@ -1,825 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cachePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-needsTSO=false
-numIQEntries=64
-numPhysCCRegs=0
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=TournamentBP
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-localCtrBits=2
-localHistoryTableSize=2048
-localPredictorSize=2048
-numThreads=1
-useIndirect=true
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=20
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList
-
-[system.cpu.fuPool.FUList4.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList
-
-[system.cpu.fuPool.FUList8.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615:0:0:0:0
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.physmem]
-type=DRAMCtrl
-IDD0=0.055000
-IDD02=0.000000
-IDD2N=0.032000
-IDD2N2=0.000000
-IDD2P0=0.000000
-IDD2P02=0.000000
-IDD2P1=0.032000
-IDD2P12=0.000000
-IDD3N=0.038000
-IDD3N2=0.000000
-IDD3P0=0.000000
-IDD3P02=0.000000
-IDD3P1=0.038000
-IDD3P12=0.000000
-IDD4R=0.157000
-IDD4R2=0.000000
-IDD4W=0.125000
-IDD4W2=0.000000
-IDD5=0.235000
-IDD52=0.000000
-IDD6=0.020000
-IDD62=0.000000
-VDD=1.500000
-VDD2=0.000000
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-channels=1
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=Null
-range=0:134217727:0:0:0:0
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr
deleted file mode 100755
index e0bca4e4e..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simerr
+++ /dev/null
@@ -1,7 +0,0 @@
-warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
deleted file mode 100755
index 03b7f79ab..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing/simerr
-gem5 Simulator System. http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Oct 11 2016 00:00:58
-gem5 started Oct 13 2016 20:19:44
-gem5 executing on e108600-lin, pid 28058
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/o3-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0. Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 684199968000 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
deleted file mode 100644
index 6249c394a..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ /dev/null
@@ -1,1119 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds 0.684200 # Number of seconds simulated
-sim_ticks 684199968000 # Number of ticks simulated
-final_tick 684199968000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 295566 # Simulator instruction rate (inst/s)
-host_op_rate 295566 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 116486932 # Simulator tick rate (ticks/s)
-host_mem_usage 257340 # Number of bytes of host memory used
-host_seconds 5873.62 # Real time elapsed on the host
-sim_insts 1736043781 # Number of instructions simulated
-sim_ops 1736043781 # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage 1 # Voltage in Volts
-system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst 60736 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 126674880 # Number of bytes read from this memory
-system.physmem.bytes_read::total 126735616 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 60736 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 60736 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks 66206592 # Number of bytes written to this memory
-system.physmem.bytes_written::total 66206592 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 949 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 1979295 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 1980244 # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks 1034478 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 1034478 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 88769 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 185143066 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 185231836 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 88769 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 88769 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks 96764974 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 96764974 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks 96764974 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 88769 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 185143066 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 281996809 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 1980244 # Number of read requests accepted
-system.physmem.writeReqs 1034478 # Number of write requests accepted
-system.physmem.readBursts 1980244 # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts 1034478 # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM 126652288 # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ 83328 # Total number of bytes read from write queue
-system.physmem.bytesWritten 66205120 # Total number of bytes written to DRAM
-system.physmem.bytesReadSys 126735616 # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys 66206592 # Total written bytes from the system interface side
-system.physmem.servicedByWrQ 1302 # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0 119682 # Per bank write bursts
-system.physmem.perBankRdBursts::1 115093 # Per bank write bursts
-system.physmem.perBankRdBursts::2 117079 # Per bank write bursts
-system.physmem.perBankRdBursts::3 118658 # Per bank write bursts
-system.physmem.perBankRdBursts::4 118799 # Per bank write bursts
-system.physmem.perBankRdBursts::5 118596 # Per bank write bursts
-system.physmem.perBankRdBursts::6 121104 # Per bank write bursts
-system.physmem.perBankRdBursts::7 126057 # Per bank write bursts
-system.physmem.perBankRdBursts::8 128556 # Per bank write bursts
-system.physmem.perBankRdBursts::9 131368 # Per bank write bursts
-system.physmem.perBankRdBursts::10 130043 # Per bank write bursts
-system.physmem.perBankRdBursts::11 131744 # Per bank write bursts
-system.physmem.perBankRdBursts::12 127398 # Per bank write bursts
-system.physmem.perBankRdBursts::13 126519 # Per bank write bursts
-system.physmem.perBankRdBursts::14 123764 # Per bank write bursts
-system.physmem.perBankRdBursts::15 124482 # Per bank write bursts
-system.physmem.perBankWrBursts::0 62070 # Per bank write bursts
-system.physmem.perBankWrBursts::1 62408 # Per bank write bursts
-system.physmem.perBankWrBursts::2 61409 # Per bank write bursts
-system.physmem.perBankWrBursts::3 62103 # Per bank write bursts
-system.physmem.perBankWrBursts::4 62566 # Per bank write bursts
-system.physmem.perBankWrBursts::5 64096 # Per bank write bursts
-system.physmem.perBankWrBursts::6 65160 # Per bank write bursts
-system.physmem.perBankWrBursts::7 66609 # Per bank write bursts
-system.physmem.perBankWrBursts::8 66404 # Per bank write bursts
-system.physmem.perBankWrBursts::9 66820 # Per bank write bursts
-system.physmem.perBankWrBursts::10 66475 # Per bank write bursts
-system.physmem.perBankWrBursts::11 66816 # Per bank write bursts
-system.physmem.perBankWrBursts::12 65322 # Per bank write bursts
-system.physmem.perBankWrBursts::13 65320 # Per bank write bursts
-system.physmem.perBankWrBursts::14 65711 # Per bank write bursts
-system.physmem.perBankWrBursts::15 65166 # Per bank write bursts
-system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
-system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
-system.physmem.totGap 684199865500 # Total gap between requests
-system.physmem.readPktSize::0 0 # Read request sizes (log2)
-system.physmem.readPktSize::1 0 # Read request sizes (log2)
-system.physmem.readPktSize::2 0 # Read request sizes (log2)
-system.physmem.readPktSize::3 0 # Read request sizes (log2)
-system.physmem.readPktSize::4 0 # Read request sizes (log2)
-system.physmem.readPktSize::5 0 # Read request sizes (log2)
-system.physmem.readPktSize::6 1980244 # Read request sizes (log2)
-system.physmem.writePktSize::0 0 # Write request sizes (log2)
-system.physmem.writePktSize::1 0 # Write request sizes (log2)
-system.physmem.writePktSize::2 0 # Write request sizes (log2)
-system.physmem.writePktSize::3 0 # Write request sizes (log2)
-system.physmem.writePktSize::4 0 # Write request sizes (log2)
-system.physmem.writePktSize::5 0 # Write request sizes (log2)
-system.physmem.writePktSize::6 1034478 # Write request sizes (log2)
-system.physmem.rdQLenPdf::0 1615224 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1 253124 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2 75634 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3 34936 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4 22 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15 24649 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16 26003 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17 51175 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18 58148 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19 60543 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20 61668 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21 61807 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22 61824 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23 61855 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24 61800 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25 61827 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26 61964 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27 62117 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28 62700 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29 64398 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30 66372 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31 62691 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32 62546 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33 314 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34 39 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35 10 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36 4 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38 2 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39 2 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples 1786108 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean 107.975625 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean 82.936522 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev 138.228671 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127 1386417 77.62% 77.62% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255 276583 15.49% 93.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383 52891 2.96% 96.07% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511 20920 1.17% 97.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639 12358 0.69% 97.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767 6524 0.37% 98.30% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895 5164 0.29% 98.59% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023 3751 0.21% 98.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151 21500 1.20% 100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total 1786108 # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples 61165 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean 32.352277 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean 22.914892 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev 140.448273 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511 60991 99.72% 99.72% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023 137 0.22% 99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1535 7 0.01% 99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047 4 0.01% 99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2559 5 0.01% 99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071 4 0.01% 99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-3583 2 0.00% 99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3584-4095 3 0.00% 99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4607 2 0.00% 99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119 4 0.01% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6656-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215 1 0.00% 99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-9727 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::11776-12287 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::12800-13311 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::15360-15871 1 0.00% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total 61165 # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples 61165 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean 16.912532 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean 16.877578 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev 1.101156 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16 34708 56.74% 56.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17 1369 2.24% 58.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18 21665 35.42% 94.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19 2721 4.45% 98.85% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20 576 0.94% 99.79% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21 109 0.18% 99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22 15 0.02% 100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23 2 0.00% 100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total 61165 # Writes before turning the bus around for reads
-system.physmem.totQLat 56581400750 # Total ticks spent queuing
-system.physmem.totMemAccLat 93686563250 # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat 9894710000 # Total ticks spent in databus transfers
-system.physmem.avgQLat 28591.74 # Average queueing delay per DRAM burst
-system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat 47341.74 # Average memory access latency per DRAM burst
-system.physmem.avgRdBW 185.11 # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW 96.76 # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys 185.23 # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys 96.76 # Average system write bandwidth in MiByte/s
-system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil 2.20 # Data bus utilization in percentage
-system.physmem.busUtilRead 1.45 # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite 0.76 # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen 1.11 # Average read queue length when enqueuing
-system.physmem.avgWrQLen 24.71 # Average write queue length when enqueuing
-system.physmem.readRowHits 796002 # Number of row buffer hits during reads
-system.physmem.writeRowHits 431282 # Number of row buffer hits during writes
-system.physmem.readRowHitRate 40.22 # Row buffer hit rate for reads
-system.physmem.writeRowHitRate 41.69 # Row buffer hit rate for writes
-system.physmem.avgGap 226952.89 # Average gap between requests
-system.physmem.pageHitRate 40.73 # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy 6177735060 # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy 3283540260 # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy 6819185520 # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy 2643517620 # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy 44816475600.000008 # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy 37044798750 # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy 1443275040 # Energy for precharge background per rank (pJ)
-system.physmem_0.actPowerDownEnergy 170396037690 # Energy for active power-down per rank (pJ)
-system.physmem_0.prePowerDownEnergy 31359460320 # Energy for precharge power-down per rank (pJ)
-system.physmem_0.selfRefreshEnergy 36616359660 # Energy for self refresh per rank (pJ)
-system.physmem_0.totalEnergy 340610162070 # Total energy per rank (pJ)
-system.physmem_0.averagePower 497.822532 # Core power per rank (mW)
-system.physmem_0.totalIdleTime 599184631500 # Total Idle time Per DRAM Rank
-system.physmem_0.memoryStateTime::IDLE 1534958250 # Time in different power states
-system.physmem_0.memoryStateTime::REF 18981984000 # Time in different power states
-system.physmem_0.memoryStateTime::SREF 143840379000 # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN 81664935250 # Time in different power states
-system.physmem_0.memoryStateTime::ACT 64497738500 # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN 373679973000 # Time in different power states
-system.physmem_1.actEnergy 6575111760 # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy 3494739600 # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy 7310460360 # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy 2756337480 # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy 45376412640.000008 # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy 37526229300 # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy 1410684000 # Energy for precharge background per rank (pJ)
-system.physmem_1.actPowerDownEnergy 175219175340 # Energy for active power-down per rank (pJ)
-system.physmem_1.prePowerDownEnergy 30265452000 # Energy for precharge power-down per rank (pJ)
-system.physmem_1.selfRefreshEnergy 34407180735 # Energy for self refresh per rank (pJ)
-system.physmem_1.totalEnergy 344356241235 # Total energy per rank (pJ)
-system.physmem_1.averagePower 503.297652 # Core power per rank (mW)
-system.physmem_1.totalIdleTime 598199672750 # Total Idle time Per DRAM Rank
-system.physmem_1.memoryStateTime::IDLE 1433387500 # Time in different power states
-system.physmem_1.memoryStateTime::REF 19217296000 # Time in different power states
-system.physmem_1.memoryStateTime::SREF 135130926250 # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN 78815070250 # Time in different power states
-system.physmem_1.memoryStateTime::ACT 65349556500 # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN 384253731500 # Time in different power states
-system.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.branchPred.lookups 409436754 # Number of BP lookups
-system.cpu.branchPred.condPredicted 318234486 # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect 15963820 # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups 282367334 # Number of BTB lookups
-system.cpu.branchPred.BTBHits 278623697 # Number of BTB hits
-system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct 98.674196 # BTB Hit Percentage
-system.cpu.branchPred.usedRAS 26172484 # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect 47 # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups 12628 # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits 1002 # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses 11626 # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted 76 # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock 500 # Clock period in ticks
-system.cpu.dtb.fetch_hits 0 # ITB hits
-system.cpu.dtb.fetch_misses 0 # ITB misses
-system.cpu.dtb.fetch_acv 0 # ITB acv
-system.cpu.dtb.fetch_accesses 0 # ITB accesses
-system.cpu.dtb.read_hits 645003218 # DTB read hits
-system.cpu.dtb.read_misses 12159343 # DTB read misses
-system.cpu.dtb.read_acv 0 # DTB read access violations
-system.cpu.dtb.read_accesses 657162561 # DTB read accesses
-system.cpu.dtb.write_hits 218108239 # DTB write hits
-system.cpu.dtb.write_misses 7507876 # DTB write misses
-system.cpu.dtb.write_acv 0 # DTB write access violations
-system.cpu.dtb.write_accesses 225616115 # DTB write accesses
-system.cpu.dtb.data_hits 863111457 # DTB hits
-system.cpu.dtb.data_misses 19667219 # DTB misses
-system.cpu.dtb.data_acv 0 # DTB access violations
-system.cpu.dtb.data_accesses 882778676 # DTB accesses
-system.cpu.itb.fetch_hits 420694791 # ITB hits
-system.cpu.itb.fetch_misses 37 # ITB misses
-system.cpu.itb.fetch_acv 0 # ITB acv
-system.cpu.itb.fetch_accesses 420694828 # ITB accesses
-system.cpu.itb.read_hits 0 # DTB read hits
-system.cpu.itb.read_misses 0 # DTB read misses
-system.cpu.itb.read_acv 0 # DTB read access violations
-system.cpu.itb.read_accesses 0 # DTB read accesses
-system.cpu.itb.write_hits 0 # DTB write hits
-system.cpu.itb.write_misses 0 # DTB write misses
-system.cpu.itb.write_acv 0 # DTB write access violations
-system.cpu.itb.write_accesses 0 # DTB write accesses
-system.cpu.itb.data_hits 0 # DTB hits
-system.cpu.itb.data_misses 0 # DTB misses
-system.cpu.itb.data_acv 0 # DTB access violations
-system.cpu.itb.data_accesses 0 # DTB accesses
-system.cpu.workload.num_syscalls 29 # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.numCycles 1368399937 # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles 431834940 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts 3410573803 # Number of instructions fetch has processed
-system.cpu.fetch.Branches 409436754 # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches 304797183 # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles 913784247 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 45380414 # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles 25 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles 1708 # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles 42 # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines 420694791 # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes 8284167 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples 1368311169 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 2.492543 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 3.138689 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 743223403 54.32% 54.32% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 47685517 3.48% 57.80% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 24183643 1.77% 59.57% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 45097399 3.30% 62.87% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 142825430 10.44% 73.30% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 65953370 4.82% 78.12% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 43585313 3.19% 81.31% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 29408397 2.15% 83.46% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 226348697 16.54% 100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 1368311169 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate 0.299208 # Number of branch fetches per cycle
-system.cpu.fetch.rate 2.492381 # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles 353769261 # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles 432754726 # Number of cycles decode is blocked
-system.cpu.decode.RunCycles 524267891 # Number of cycles decode is running
-system.cpu.decode.UnblockCycles 34829792 # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles 22689499 # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved 62032551 # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred 750 # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts 3256358950 # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts 2045 # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles 22689499 # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles 372017301 # Number of cycles rename is idle
-system.cpu.rename.BlockCycles 224454621 # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles 9976 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles 537214927 # Number of cycles rename is running
-system.cpu.rename.UnblockCycles 211924845 # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts 3173979679 # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents 1947204 # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents 21862090 # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents 161736150 # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents 34961727 # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands 2371970000 # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups 4117940809 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 4117804241 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 136567 # Number of floating rename lookups
-system.cpu.rename.CommittedMaps 1376202963 # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps 995767037 # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts 144 # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts 143 # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts 99713027 # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads 717292360 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 272467386 # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads 90468830 # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores 58360421 # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded 2884387847 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded 125 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued 2620166340 # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued 1550282 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined 1148344190 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined 502911540 # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved 96 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples 1368311169 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean 1.914891 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev 2.143845 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0 564702258 41.27% 41.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1 169734991 12.40% 53.67% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2 158008570 11.55% 65.22% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3 149164272 10.90% 76.12% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4 126054849 9.21% 85.34% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5 84104604 6.15% 91.48% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6 68048276 4.97% 96.46% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7 34057471 2.49% 98.94% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8 14435878 1.06% 100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total 1368311169 # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu 13157745 35.86% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead 18955559 51.65% 87.51% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite 4574949 12.47% 99.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead 21 0.00% 99.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite 8342 0.02% 100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu 1716973131 65.53% 65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult 113 0.00% 65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd 895059 0.03% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp 21 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt 165 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult 32 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv 25 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead 671606942 25.63% 91.20% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 230625627 8.80% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead 214 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite 65011 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total 2620166340 # Type of FU issued
-system.cpu.iq.rate 1.914766 # Inst issue rate
-system.cpu.iq.fu_busy_cnt 36696616 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.014005 # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads 6644950011 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes 4031627633 # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses 2518705843 # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads 1940736 # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes 1246935 # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses 885827 # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses 2655894066 # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses 968890 # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads 69399237 # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads 272696697 # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses 372755 # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation 144718 # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores 111738884 # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads 276 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked 6347426 # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles 22689499 # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles 153700665 # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles 24607409 # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts 3035418130 # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts 6594075 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts 717292360 # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts 272467386 # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts 125 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents 793020 # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents 24069505 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents 144718 # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect 10634250 # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect 8701065 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts 19335315 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts 2575033857 # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts 657162570 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 45132483 # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp 0 # number of swp insts executed
-system.cpu.iew.exec_nop 151030158 # number of nop insts executed
-system.cpu.iew.exec_refs 882778753 # number of memory reference insts executed
-system.cpu.iew.exec_branches 315511040 # Number of branches executed
-system.cpu.iew.exec_stores 225616183 # Number of stores executed
-system.cpu.iew.exec_rate 1.881785 # Inst execution rate
-system.cpu.iew.wb_sent 2549403036 # cumulative count of insts sent to commit
-system.cpu.iew.wb_count 2519591670 # cumulative count of insts written-back
-system.cpu.iew.wb_producers 1487461563 # num instructions producing a value
-system.cpu.iew.wb_consumers 1918503373 # num instructions consuming a value
-system.cpu.iew.wb_rate 1.841268 # insts written-back per cycle
-system.cpu.iew.wb_fanout 0.775324 # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts 998993468 # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls 29 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts 15963112 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 1230277663 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean 1.479162 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev 2.528603 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 741569515 60.28% 60.28% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1 159647987 12.98% 73.25% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2 79500884 6.46% 79.72% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3 52016561 4.23% 83.94% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4 28471103 2.31% 86.26% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5 19445294 1.58% 87.84% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6 19999560 1.63% 89.46% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7 23041626 1.87% 91.34% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8 106585133 8.66% 100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 1230277663 # Number of insts commited each cycle
-system.cpu.commit.committedInsts 1819780126 # Number of instructions committed
-system.cpu.commit.committedOps 1819780126 # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.refs 605324165 # Number of memory references committed
-system.cpu.commit.loads 444595663 # Number of loads committed
-system.cpu.commit.membars 0 # Number of memory barriers committed
-system.cpu.commit.branches 214632552 # Number of branches committed
-system.cpu.commit.fp_insts 805525 # Number of committed floating point instructions.
-system.cpu.commit.int_insts 1718967519 # Number of committed integer instructions.
-system.cpu.commit.function_calls 16767440 # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass 83736345 4.60% 4.60% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu 1129914149 62.09% 66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult 75 0.00% 66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv 0 0.00% 66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd 805244 0.04% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp 13 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt 100 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult 11 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv 24 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead 444595584 24.43% 91.17% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite 160728448 8.83% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead 79 0.00% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite 54 0.00% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total 1819780126 # Class of committed instruction
-system.cpu.commit.bw_lim_events 106585133 # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads 3856686924 # The number of ROB reads
-system.cpu.rob.rob_writes 5775715040 # The number of ROB writes
-system.cpu.timesIdled 709 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles 88768 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts 1736043781 # Number of Instructions Simulated
-system.cpu.committedOps 1736043781 # Number of Ops (including micro ops) Simulated
-system.cpu.cpi 0.788229 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 0.788229 # CPI: Total CPI of All Threads
-system.cpu.ipc 1.268667 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 1.268667 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 3463738117 # number of integer regfile reads
-system.cpu.int_regfile_writes 2019389646 # number of integer regfile writes
-system.cpu.fp_regfile_reads 39803 # number of floating regfile reads
-system.cpu.fp_regfile_writes 598 # number of floating regfile writes
-system.cpu.misc_regfile_reads 25 # number of misc regfile reads
-system.cpu.misc_regfile_writes 1 # number of misc regfile writes
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements 9207265 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4087.531672 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 712311191 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9211361 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 77.329636 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 5174346500 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4087.531672 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.997933 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.997933 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0 666 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1 2980 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2 446 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3 4 # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 1470218079 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 1470218079 # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data 556814159 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 556814159 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 155497028 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 155497028 # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data 4 # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total 4 # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data 712311187 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 712311187 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 712311187 # number of overall hits
-system.cpu.dcache.overall_hits::total 712311187 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 12960693 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 12960693 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 5231474 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 5231474 # number of WriteReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data 18192167 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 18192167 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 18192167 # number of overall misses
-system.cpu.dcache.overall_misses::total 18192167 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 452018170000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 452018170000 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 345871511780 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 345871511780 # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 79500 # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total 79500 # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 797889681780 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 797889681780 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 797889681780 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 797889681780 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 569774852 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 569774852 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5 # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total 5 # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 730503354 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 730503354 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 730503354 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 730503354 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.022747 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.022747 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032549 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.032549 # miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.200000 # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total 0.200000 # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.024904 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.024904 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.024904 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.024904 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34876.080315 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 34876.080315 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66113.587066 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 66113.587066 # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 79500 # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79500 # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 43858.968631 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 43858.968631 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 43858.968631 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 43858.968631 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 16718017 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 10716708 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 1109373 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 69036 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 15.069789 # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets 155.233617 # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks 3713171 # number of writebacks
-system.cpu.dcache.writebacks::total 3713171 # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5628505 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total 5628505 # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3352302 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total 3352302 # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data 8980807 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total 8980807 # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data 8980807 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total 8980807 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7332188 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 7332188 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1879172 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 1879172 # number of WriteReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 9211360 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 9211360 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 9211360 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 9211360 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 194855974500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 194855974500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 91510360097 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 91510360097 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 78500 # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 78500 # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 286366334597 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 286366334597 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 286366334597 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 286366334597 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.012869 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.012869 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011692 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011692 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.200000 # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.200000 # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012610 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.012610 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012610 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.012610 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26575.419847 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26575.419847 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48697.170933 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48697.170933 # average WriteReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 78500 # average LoadLockedReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78500 # average LoadLockedReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31088.388099 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 31088.388099 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31088.388099 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 31088.388099 # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements 1 # number of replacements
-system.cpu.icache.tags.tagsinuse 753.632230 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 420693280 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 949 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 443301.664910 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 753.632230 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.367984 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.367984 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024 948 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4 882 # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024 0.462891 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 841390531 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 841390531 # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst 420693280 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 420693280 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 420693280 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 420693280 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 420693280 # number of overall hits
-system.cpu.icache.overall_hits::total 420693280 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 1511 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 1511 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 1511 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 1511 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 1511 # number of overall misses
-system.cpu.icache.overall_misses::total 1511 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 138965499 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 138965499 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 138965499 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 138965499 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 138965499 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 138965499 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 420694791 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 420694791 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 420694791 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 420694791 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 420694791 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 420694791 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 91969.225017 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 91969.225017 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 91969.225017 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 91969.225017 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 91969.225017 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 91969.225017 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 347 # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 3 # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs 115.666667 # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks 1 # number of writebacks
-system.cpu.icache.writebacks::total 1 # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst 562 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total 562 # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst 562 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total 562 # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst 562 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total 562 # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 949 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 949 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 949 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 949 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 949 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 949 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 93919999 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 93919999 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 93919999 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 93919999 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 93919999 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 93919999 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98967.332982 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98967.332982 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98967.332982 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 98967.332982 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98967.332982 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 98967.332982 # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements 1947802 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 32040.149631 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 16438766 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1980570 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 8.300018 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 28106474000 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 8.660797 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.112733 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 32006.376101 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks 0.000264 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000766 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data 0.976757 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.977788 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024 32768 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3407 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2 643 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13986 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4 14548 # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses 149337178 # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses 149337178 # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks 3713171 # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total 3713171 # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks 1 # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total 1 # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data 1095576 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total 1095576 # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6136490 # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total 6136490 # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data 7232066 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 7232066 # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data 7232066 # number of overall hits
-system.cpu.l2cache.overall_hits::total 7232066 # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data 783612 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 783612 # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 949 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total 949 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1195683 # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total 1195683 # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst 949 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 1979295 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 1980244 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst 949 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 1979295 # number of overall misses
-system.cpu.l2cache.overall_misses::total 1980244 # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 76631269000 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 76631269000 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 92491000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total 92491000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 118466842500 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 118466842500 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 92491000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 195098111500 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 195190602500 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 92491000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 195098111500 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 195190602500 # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks 3713171 # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total 3713171 # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks 1 # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total 1 # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 1879188 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 1879188 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 949 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total 949 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7332173 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total 7332173 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst 949 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 9211361 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 9212310 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 949 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 9211361 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 9212310 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.416995 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total 0.416995 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.163073 # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.163073 # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 0.214875 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.214956 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 0.214875 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.214956 # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 97792.362802 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 97792.362802 # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 97461.538462 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 97461.538462 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 99078.804750 # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 99078.804750 # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 97461.538462 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 98569.496462 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 98568.965491 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 97461.538462 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 98569.496462 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 98568.965491 # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks 1034478 # number of writebacks
-system.cpu.l2cache.writebacks::total 1034478 # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 240 # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total 240 # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 783612 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 783612 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 949 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total 949 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1195683 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1195683 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 949 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 1979295 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 1980244 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 949 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 1979295 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 1980244 # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 68795149000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 68795149000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 83001000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 83001000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 106510012500 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 106510012500 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 83001000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 175305161500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 175388162500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 83001000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 175305161500 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 175388162500 # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.416995 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.416995 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.163073 # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.163073 # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214875 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.214956 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214875 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.214956 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 87792.362802 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 87792.362802 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87461.538462 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 87461.538462 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89078.804750 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89078.804750 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87461.538462 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88569.496462 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 88568.965491 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87461.538462 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88569.496462 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 88568.965491 # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests 18419576 # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests 9207266 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops 1448 # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1448 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp 7333122 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty 4747649 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean 1 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict 6407418 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq 1879188 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp 1879188 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq 949 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq 7332173 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1899 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27629987 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total 27631886 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 60800 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 827170048 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total 827230848 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops 1947802 # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic 66206592 # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples 11160112 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean 0.000130 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev 0.011390 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0 11158664 99.99% 99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1 1448 0.01% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total 11160112 # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy 12922960000 # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization 1.9 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy 1423500 # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy 13817041500 # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization 2.0 # Layer utilization (%)
-system.membus.snoop_filter.tot_requests 3926838 # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests 1946594 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 684199968000 # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp 1196632 # Transaction distribution
-system.membus.trans_dist::WritebackDirty 1034478 # Transaction distribution
-system.membus.trans_dist::CleanEvict 912116 # Transaction distribution
-system.membus.trans_dist::ReadExReq 783612 # Transaction distribution
-system.membus.trans_dist::ReadExResp 783612 # Transaction distribution
-system.membus.trans_dist::ReadSharedReq 1196632 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5907082 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 5907082 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 192942208 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 192942208 # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops 0 # Total snoops (count)
-system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples 1980244 # Request fanout histogram
-system.membus.snoop_fanout::mean 0 # Request fanout histogram
-system.membus.snoop_fanout::stdev 0 # Request fanout histogram
-system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 1980244 100.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value 0 # Request fanout histogram
-system.membus.snoop_fanout::max_value 0 # Request fanout histogram
-system.membus.snoop_fanout::total 1980244 # Request fanout histogram
-system.membus.reqLayer0.occupancy 8533086500 # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization 1.2 # Layer utilization (%)
-system.membus.respLayer1.occupancy 10770167500 # Layer occupancy (ticks)
-system.membus.respLayer1.utilization 1.6 # Layer utilization (%)
-
----------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
deleted file mode 100644
index 346da75e3..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
+++ /dev/null
@@ -1,203 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=atomic
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=dtb interrupts isa itb tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fastmem=false
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-width=1
-workload=system.cpu.workload
-dcache_port=system.membus.slave[2]
-icache_port=system.membus.slave[1]
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
deleted file mode 100755
index d6f6a9638..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic/simerr
-gem5 Simulator System. http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:29
-gem5 executing on e108600-lin, pid 4310
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/simple-atomic
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0. Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 913189263000 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
deleted file mode 100644
index 9f7e15391..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
+++ /dev/null
@@ -1,167 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds 0.913189 # Number of seconds simulated
-sim_ticks 913189263000 # Number of ticks simulated
-final_tick 913189263000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 3052391 # Simulator instruction rate (inst/s)
-host_op_rate 3052390 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1531729085 # Simulator tick rate (ticks/s)
-host_mem_usage 242484 # Number of bytes of host memory used
-host_seconds 596.18 # Real time elapsed on the host
-sim_insts 1819780127 # Number of instructions simulated
-sim_ops 1819780127 # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage 1 # Voltage in Volts
-system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 913189263000 # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst 7305514036 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 1974795935 # Number of bytes read from this memory
-system.physmem.bytes_read::total 9280309971 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 7305514036 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 7305514036 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data 827777307 # Number of bytes written to this memory
-system.physmem.bytes_written::total 827777307 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 1826378509 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 444595663 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 2270974172 # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data 160728502 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 160728502 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 7999999926 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 2162526450 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 10162526375 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 7999999926 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 7999999926 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data 906468506 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 906468506 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 7999999926 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 3068994956 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 11068994882 # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 913189263000 # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock 500 # Clock period in ticks
-system.cpu.dtb.fetch_hits 0 # ITB hits
-system.cpu.dtb.fetch_misses 0 # ITB misses
-system.cpu.dtb.fetch_acv 0 # ITB acv
-system.cpu.dtb.fetch_accesses 0 # ITB accesses
-system.cpu.dtb.read_hits 444595663 # DTB read hits
-system.cpu.dtb.read_misses 4897078 # DTB read misses
-system.cpu.dtb.read_acv 0 # DTB read access violations
-system.cpu.dtb.read_accesses 449492741 # DTB read accesses
-system.cpu.dtb.write_hits 160728502 # DTB write hits
-system.cpu.dtb.write_misses 1701304 # DTB write misses
-system.cpu.dtb.write_acv 0 # DTB write access violations
-system.cpu.dtb.write_accesses 162429806 # DTB write accesses
-system.cpu.dtb.data_hits 605324165 # DTB hits
-system.cpu.dtb.data_misses 6598382 # DTB misses
-system.cpu.dtb.data_acv 0 # DTB access violations
-system.cpu.dtb.data_accesses 611922547 # DTB accesses
-system.cpu.itb.fetch_hits 1826378509 # ITB hits
-system.cpu.itb.fetch_misses 18 # ITB misses
-system.cpu.itb.fetch_acv 0 # ITB acv
-system.cpu.itb.fetch_accesses 1826378527 # ITB accesses
-system.cpu.itb.read_hits 0 # DTB read hits
-system.cpu.itb.read_misses 0 # DTB read misses
-system.cpu.itb.read_acv 0 # DTB read access violations
-system.cpu.itb.read_accesses 0 # DTB read accesses
-system.cpu.itb.write_hits 0 # DTB write hits
-system.cpu.itb.write_misses 0 # DTB write misses
-system.cpu.itb.write_acv 0 # DTB write access violations
-system.cpu.itb.write_accesses 0 # DTB write accesses
-system.cpu.itb.data_hits 0 # DTB hits
-system.cpu.itb.data_misses 0 # DTB misses
-system.cpu.itb.data_acv 0 # DTB access violations
-system.cpu.itb.data_accesses 0 # DTB accesses
-system.cpu.workload.num_syscalls 29 # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON 913189263000 # Cumulative time (in ticks) in various power states
-system.cpu.numCycles 1826378527 # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 1819780127 # Number of instructions committed
-system.cpu.committedOps 1819780127 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 1725565901 # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses 805526 # Number of float alu accesses
-system.cpu.num_func_calls 33534877 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 164021647 # number of instructions that are conditional controls
-system.cpu.num_int_insts 1725565901 # number of integer instructions
-system.cpu.num_fp_insts 805526 # number of float instructions
-system.cpu.num_int_register_reads 2347934659 # number of times the integer registers were read
-system.cpu.num_int_register_writes 1376202618 # number of times the integer registers were written
-system.cpu.num_fp_register_reads 357 # number of times the floating registers were read
-system.cpu.num_fp_register_writes 345 # number of times the floating registers were written
-system.cpu.num_mem_refs 611922547 # number of memory refs
-system.cpu.num_load_insts 449492741 # Number of load instructions
-system.cpu.num_store_insts 162429806 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 1826378527 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.Branches 214632552 # Number of branches fetched
-system.cpu.op_class::No_OpClass 83736345 4.58% 4.58% # Class of executed instruction
-system.cpu.op_class::IntAlu 1129914150 61.87% 66.45% # Class of executed instruction
-system.cpu.op_class::IntMult 75 0.00% 66.45% # Class of executed instruction
-system.cpu.op_class::IntDiv 0 0.00% 66.45% # Class of executed instruction
-system.cpu.op_class::FloatAdd 805244 0.04% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatCmp 13 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatCvt 100 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatMult 11 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatDiv 24 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatMisc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatSqrt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdAdd 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdAlu 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdCmp 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdCvt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdMisc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdMult 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdShift 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdSqrt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::MemRead 449492662 24.61% 91.11% # Class of executed instruction
-system.cpu.op_class::MemWrite 162429751 8.89% 100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemRead 79 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite 55 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 1826378509 # Class of executed instruction
-system.membus.snoop_filter.tot_requests 0 # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 913189263000 # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadReq 2270974172 # Transaction distribution
-system.membus.trans_dist::ReadResp 2270974172 # Transaction distribution
-system.membus.trans_dist::WriteReq 160728502 # Transaction distribution
-system.membus.trans_dist::WriteResp 160728502 # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 3652757018 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 1210648330 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 4863405348 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 7305514036 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 2802573242 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 10108087278 # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops 0 # Total snoops (count)
-system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples 2431702674 # Request fanout histogram
-system.membus.snoop_fanout::mean 0 # Request fanout histogram
-system.membus.snoop_fanout::stdev 0 # Request fanout histogram
-system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 2431702674 100.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value 0 # Request fanout histogram
-system.membus.snoop_fanout::max_value 0 # Request fanout histogram
-system.membus.snoop_fanout::total 2431702674 # Request fanout histogram
-
----------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
deleted file mode 100644
index b0859ad68..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
+++ /dev/null
@@ -1,366 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain
-boot_osflags=a
-cache_line_size=64
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-load_addr_mask=1099511627775
-load_offset=0
-mem_mode=timing
-mem_ranges=
-memories=system.physmem
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-readfile=
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=TimingSimpleCPU
-children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload
-branchPred=Null
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-max_loads_all_threads=0
-max_loads_any_thread=0
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-profile=0
-progress_interval=0
-simpoint_start_insts=
-socket_id=0
-switched_out=false
-system=system
-tracer=system.cpu.tracer
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.dcache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=262144
-system=system
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.slave[1]
-
-[system.cpu.dcache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=262144
-
-[system.cpu.dtb]
-type=AlphaTLB
-eventq_index=0
-size=64
-
-[system.cpu.icache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=2
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=2
-sequential_access=false
-size=131072
-system=system
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.slave[0]
-
-[system.cpu.icache.tags]
-type=LRU
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=2
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=131072
-
-[system.cpu.interrupts]
-type=AlphaInterrupts
-eventq_index=0
-
-[system.cpu.isa]
-type=AlphaISA
-eventq_index=0
-system=system
-
-[system.cpu.itb]
-type=AlphaTLB
-eventq_index=0
-size=48
-
-[system.cpu.l2cache]
-type=Cache
-children=tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-hit_latency=20
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-prefetch_on_access=false
-prefetcher=Null
-response_latency=20
-sequential_access=false
-size=2097152
-system=system
-tags=system.cpu.l2cache.tags
-tgts_per_mshr=12
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.toL2Bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.cpu.l2cache.tags]
-type=LRU
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-hit_latency=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-sequential_access=false
-size=2097152
-
-[system.cpu.toL2Bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-power_model=Null
-response_latency=1
-snoop_filter=system.cpu.toL2Bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.cpu.l2cache.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
-
-[system.cpu.toL2Bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=LiveProcess
-cmd=bzip2 input.source 1
-cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=/arm/projectscratch/randd/systems/dist/cpu2000/binaries/alpha/tru64/bzip2
-gid=100
-input=cin
-kvmInSE=false
-max_stack_size=67108864
-output=cout
-pid=100
-ppid=99
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=500
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.membus]
-type=CoherentXBar
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-power_model=Null
-response_latency=2
-snoop_filter=Null
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.physmem.port
-slave=system.system_port system.cpu.l2cache.mem_side
-
-[system.physmem]
-type=SimpleMemory
-bandwidth=73.000000
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-eventq_index=0
-in_addr_map=true
-latency=30000
-latency_var=0
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=Null
-range=0:134217727
-port=system.membus.master[0]
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.000000
-
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr
deleted file mode 100755
index 96524c915..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simerr
+++ /dev/null
@@ -1,6 +0,0 @@
-warn: Sockets disabled, not accepting gdb connections
-warn: ClockedObject: More than one power state change request encountered within the same simulation tick
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: Prefetch instructions in Alpha do not do anything
-warn: ignoring syscall sigprocmask(1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
deleted file mode 100755
index eae87e351..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
+++ /dev/null
@@ -1,29 +0,0 @@
-Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing/simerr
-gem5 Simulator System. http://gem5.org
-gem5 is copyrighted software; use the --copyright option for details.
-
-gem5 compiled Jul 19 2016 12:23:51
-gem5 started Jul 21 2016 14:09:29
-gem5 executing on e108600-lin, pid 4312
-command line: /work/curdun01/gem5-external.hg/build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/alpha/tru64/simple-timing
-
-Global frequency set at 1000000000000 ticks per second
-info: Entering event queue @ 0. Starting simulation...
-info: Increasing stack size by one page.
-info: Increasing stack size by one page.
-spec_init
-Loading Input Data
-Input data 1048576 bytes in length
-Compressing Input Data, level 7
-Compressed data 198546 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Compressing Input Data, level 9
-Compressed data 198677 bytes in length
-Uncompressing Data
-Uncompressed data 1048576 bytes in length
-Uncompressed data compared correctly
-Tested 1MB buffer: OK!
-Exiting @ tick 2636719559500 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
deleted file mode 100644
index 6af37cfb2..000000000
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
+++ /dev/null
@@ -1,566 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds 2.639614 # Number of seconds simulated
-sim_ticks 2639613874500 # Number of ticks simulated
-final_tick 2639613874500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2013574 # Simulator instruction rate (inst/s)
-host_op_rate 2013574 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2920714569 # Simulator tick rate (ticks/s)
-host_mem_usage 253500 # Number of bytes of host memory used
-host_seconds 903.76 # Real time elapsed on the host
-sim_insts 1819780127 # Number of instructions simulated
-sim_ops 1819780127 # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage 1 # Voltage in Volts
-system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.physmem.bytes_read::cpu.inst 51328 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 126106432 # Number of bytes read from this memory
-system.physmem.bytes_read::total 126157760 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 51328 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 51328 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks 66087296 # Number of bytes written to this memory
-system.physmem.bytes_written::total 66087296 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 802 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 1970413 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 1971215 # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks 1032614 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 1032614 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 19445 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 47774575 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 47794021 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 19445 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 19445 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks 25036729 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 25036729 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks 25036729 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 19445 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 47774575 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 72830749 # Total bandwidth to/from this memory (bytes/s)
-system.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu_clk_domain.clock 500 # Clock period in ticks
-system.cpu.dtb.fetch_hits 0 # ITB hits
-system.cpu.dtb.fetch_misses 0 # ITB misses
-system.cpu.dtb.fetch_acv 0 # ITB acv
-system.cpu.dtb.fetch_accesses 0 # ITB accesses
-system.cpu.dtb.read_hits 444595663 # DTB read hits
-system.cpu.dtb.read_misses 4897078 # DTB read misses
-system.cpu.dtb.read_acv 0 # DTB read access violations
-system.cpu.dtb.read_accesses 449492741 # DTB read accesses
-system.cpu.dtb.write_hits 160728502 # DTB write hits
-system.cpu.dtb.write_misses 1701304 # DTB write misses
-system.cpu.dtb.write_acv 0 # DTB write access violations
-system.cpu.dtb.write_accesses 162429806 # DTB write accesses
-system.cpu.dtb.data_hits 605324165 # DTB hits
-system.cpu.dtb.data_misses 6598382 # DTB misses
-system.cpu.dtb.data_acv 0 # DTB access violations
-system.cpu.dtb.data_accesses 611922547 # DTB accesses
-system.cpu.itb.fetch_hits 1826378510 # ITB hits
-system.cpu.itb.fetch_misses 18 # ITB misses
-system.cpu.itb.fetch_acv 0 # ITB acv
-system.cpu.itb.fetch_accesses 1826378528 # ITB accesses
-system.cpu.itb.read_hits 0 # DTB read hits
-system.cpu.itb.read_misses 0 # DTB read misses
-system.cpu.itb.read_acv 0 # DTB read access violations
-system.cpu.itb.read_accesses 0 # DTB read accesses
-system.cpu.itb.write_hits 0 # DTB write hits
-system.cpu.itb.write_misses 0 # DTB write misses
-system.cpu.itb.write_acv 0 # DTB write access violations
-system.cpu.itb.write_accesses 0 # DTB write accesses
-system.cpu.itb.data_hits 0 # DTB hits
-system.cpu.itb.data_misses 0 # DTB misses
-system.cpu.itb.data_acv 0 # DTB access violations
-system.cpu.itb.data_accesses 0 # DTB accesses
-system.cpu.workload.num_syscalls 29 # Number of system calls
-system.cpu.pwrStateResidencyTicks::ON 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.numCycles 5279227749 # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
-system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 1819780127 # Number of instructions committed
-system.cpu.committedOps 1819780127 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 1725565901 # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses 805526 # Number of float alu accesses
-system.cpu.num_func_calls 33534877 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 164021647 # number of instructions that are conditional controls
-system.cpu.num_int_insts 1725565901 # number of integer instructions
-system.cpu.num_fp_insts 805526 # number of float instructions
-system.cpu.num_int_register_reads 2347934659 # number of times the integer registers were read
-system.cpu.num_int_register_writes 1376202618 # number of times the integer registers were written
-system.cpu.num_fp_register_reads 357 # number of times the floating registers were read
-system.cpu.num_fp_register_writes 345 # number of times the floating registers were written
-system.cpu.num_mem_refs 611922547 # number of memory refs
-system.cpu.num_load_insts 449492741 # Number of load instructions
-system.cpu.num_store_insts 162429806 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 5279227749 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.Branches 214632552 # Number of branches fetched
-system.cpu.op_class::No_OpClass 83736345 4.58% 4.58% # Class of executed instruction
-system.cpu.op_class::IntAlu 1129914150 61.87% 66.45% # Class of executed instruction
-system.cpu.op_class::IntMult 75 0.00% 66.45% # Class of executed instruction
-system.cpu.op_class::IntDiv 0 0.00% 66.45% # Class of executed instruction
-system.cpu.op_class::FloatAdd 805244 0.04% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatCmp 13 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatCvt 100 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatMult 11 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatMultAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatDiv 24 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatMisc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::FloatSqrt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdAdd 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdAlu 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdCmp 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdCvt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdMisc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdMult 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdShift 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdSqrt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt 0 0.00% 66.50% # Class of executed instruction
-system.cpu.op_class::MemRead 449492662 24.61% 91.11% # Class of executed instruction
-system.cpu.op_class::MemWrite 162429751 8.89% 100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemRead 79 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::FloatMemWrite 55 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 1826378509 # Class of executed instruction
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.replacements 9107638 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4079.303630 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 596212431 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9111734 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 65.433476 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 41048093500 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4079.303630 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.995924 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.995924 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1 1191 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2 2646 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3 206 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 1219760064 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 1219760064 # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.dcache.ReadReq_hits::cpu.data 437373249 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 437373249 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 158839182 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 158839182 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 596212431 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 596212431 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 596212431 # number of overall hits
-system.cpu.dcache.overall_hits::total 596212431 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 7222414 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 7222414 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 1889320 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 1889320 # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data 9111734 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 9111734 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 9111734 # number of overall misses
-system.cpu.dcache.overall_misses::total 9111734 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 152711735000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 152711735000 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 64261460000 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 64261460000 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 216973195000 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 216973195000 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 216973195000 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 216973195000 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 444595663 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 444595663 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 605324165 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 605324165 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 605324165 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 605324165 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016245 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.016245 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.011755 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.011755 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.015053 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.015053 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.015053 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.015053 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21144.140311 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 21144.140311 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34013.009972 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 34013.009972 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 23812.503196 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 23812.503196 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 23812.503196 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 23812.503196 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks 3664823 # number of writebacks
-system.cpu.dcache.writebacks::total 3664823 # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7222414 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 7222414 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889320 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 1889320 # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 9111734 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 9111734 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 9111734 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 9111734 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 145489321000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 145489321000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 62372140000 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 62372140000 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 207861461000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 207861461000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 207861461000 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 207861461000 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016245 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016245 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011755 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011755 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.015053 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.015053 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.015053 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.015053 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20144.140311 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20144.140311 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33013.009972 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33013.009972 # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22812.503196 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22812.503196 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22812.503196 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22812.503196 # average overall mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.replacements 1 # number of replacements
-system.cpu.icache.tags.tagsinuse 612.633318 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1826377708 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 802 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 2277278.937656 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 612.633318 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.299137 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.299137 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024 801 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0 70 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4 730 # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024 0.391113 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 3652757822 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 3652757822 # Number of data accesses
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.icache.ReadReq_hits::cpu.inst 1826377708 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 1826377708 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 1826377708 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 1826377708 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 1826377708 # number of overall hits
-system.cpu.icache.overall_hits::total 1826377708 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 802 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 802 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 802 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 802 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 802 # number of overall misses
-system.cpu.icache.overall_misses::total 802 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 50541500 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 50541500 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 50541500 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 50541500 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 50541500 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 50541500 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 1826378510 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 1826378510 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 1826378510 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 1826378510 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 1826378510 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 1826378510 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63019.326683 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 63019.326683 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 63019.326683 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 63019.326683 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 63019.326683 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 63019.326683 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks 1 # number of writebacks
-system.cpu.icache.writebacks::total 1 # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 802 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 802 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 802 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 802 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 802 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 802 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 49739500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 49739500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 49739500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 49739500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 49739500 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 49739500 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62019.326683 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62019.326683 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62019.326683 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 62019.326683 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62019.326683 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 62019.326683 # average overall mshr miss latency
-system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.tags.replacements 1938767 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 31260.683710 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 16248398 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1971535 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 8.241496 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 217871689000 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 8.109026 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 38.419408 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31214.155276 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks 0.000247 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001172 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data 0.952580 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.954000 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024 32768 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0 109 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1 664 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2920 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1281 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27794 # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses 147732935 # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses 147732935 # Number of data accesses
-system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.l2cache.WritebackDirty_hits::writebacks 3664823 # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total 3664823 # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks 1 # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total 1 # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data 1095314 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total 1095314 # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6046007 # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total 6046007 # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data 7141321 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 7141321 # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data 7141321 # number of overall hits
-system.cpu.l2cache.overall_hits::total 7141321 # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data 794006 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 794006 # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 802 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total 802 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1176407 # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total 1176407 # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst 802 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 1970413 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 1971215 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst 802 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 1970413 # number of overall misses
-system.cpu.l2cache.overall_misses::total 1971215 # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 48037363000 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 48037363000 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 48529000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total 48529000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 71172626500 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 71172626500 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 48529000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 119209989500 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 119258518500 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 48529000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 119209989500 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 119258518500 # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks 3664823 # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total 3664823 # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks 1 # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total 1 # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889320 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 1889320 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 802 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total 802 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7222414 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total 7222414 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst 802 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 9111734 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 9112536 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 802 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 9111734 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 9112536 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.420260 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total 0.420260 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.162883 # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.162883 # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 0.216250 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.216319 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 0.216250 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.216319 # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60509.975062 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60509.975062 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500.002550 # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500.002550 # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60509.975062 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500.001523 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 60500.005580 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60509.975062 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500.001523 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 60500.005580 # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks 1032614 # number of writebacks
-system.cpu.l2cache.writebacks::total 1032614 # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 242 # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total 242 # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 794006 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 794006 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 802 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total 802 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1176407 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1176407 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 802 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 1970413 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 1971215 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 802 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 1970413 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 1971215 # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 40097303000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 40097303000 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 40509000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 40509000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 59408556500 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 59408556500 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 40509000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 99505859500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 99546368500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 40509000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 99505859500 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 99546368500 # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.420260 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.420260 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.162883 # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.162883 # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.216250 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.216319 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.216250 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.216319 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50509.975062 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50509.975062 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500.002550 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500.002550 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50509.975062 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500.001523 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.005580 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50509.975062 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500.001523 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.005580 # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests 18220175 # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests 9107639 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops 1292 # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1292 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.cpu.toL2Bus.trans_dist::ReadResp 7223216 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty 4697437 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean 1 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict 6348968 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq 1889320 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp 1889320 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq 802 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq 7222414 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1605 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27331106 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total 27332711 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 51392 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 817699648 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total 817751040 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops 1938767 # Total snoops (count)
-system.cpu.toL2Bus.snoopTraffic 66087296 # Total snoop traffic (bytes)
-system.cpu.toL2Bus.snoop_fanout::samples 11051303 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean 0.000117 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev 0.010812 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0 11050011 99.99% 99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1 1292 0.01% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total 11051303 # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy 12774911500 # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy 1203000 # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy 13667601000 # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%)
-system.membus.snoop_filter.tot_requests 3908932 # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.hit_single_requests 1937717 # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
-system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.pwrStateResidencyTicks::UNDEFINED 2639613874500 # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp 1177209 # Transaction distribution
-system.membus.trans_dist::WritebackDirty 1032614 # Transaction distribution
-system.membus.trans_dist::CleanEvict 905103 # Transaction distribution
-system.membus.trans_dist::ReadExReq 794006 # Transaction distribution
-system.membus.trans_dist::ReadExResp 794006 # Transaction distribution
-system.membus.trans_dist::ReadSharedReq 1177209 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5880147 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 5880147 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 192245056 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 192245056 # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops 0 # Total snoops (count)
-system.membus.snoopTraffic 0 # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples 1971215 # Request fanout histogram
-system.membus.snoop_fanout::mean 0 # Request fanout histogram
-system.membus.snoop_fanout::stdev 0 # Request fanout histogram
-system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 1971215 100.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value 0 # Request fanout histogram
-system.membus.snoop_fanout::max_value 0 # Request fanout histogram
-system.membus.snoop_fanout::total 1971215 # Request fanout histogram
-system.membus.reqLayer0.occupancy 8039396000 # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization 0.3 # Layer utilization (%)
-system.membus.respLayer1.occupancy 9856075000 # Layer occupancy (ticks)
-system.membus.respLayer1.utilization 0.4 # Layer utilization (%)
-
----------- End Simulation Statistics ----------