summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2016-03-17 10:25:11 -0700
committerSteve Reinhardt <steve.reinhardt@amd.com>2016-03-17 10:25:11 -0700
commit9d8fec0d90c2121a092c04da74e3306069ab5270 (patch)
tree2424ba161a3ea6e0b2787055169d7ec988bff64c /tests/long/se/60.bzip2
parenta04fac976f02377237bb827d46854b669ebc2397 (diff)
downloadgem5-9d8fec0d90c2121a092c04da74e3306069ab5270.tar.xz
stats: update stats for mmap() change.
SE O3 runs see an additional reg read per mmap() call.
Diffstat (limited to 'tests/long/se/60.bzip2')
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini26
-rwxr-xr-xtests/long/se/60.bzip2/ref/arm/linux/o3-timing/simerr1
-rwxr-xr-xtests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout13
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt12
4 files changed, 34 insertions, 18 deletions
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
index 578352db1..6544ce244 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
@@ -15,6 +15,7 @@ boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
eventq_index=0
+exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
@@ -24,6 +25,7 @@ mem_mode=timing
mem_ranges=
memories=system.physmem
mmap_using_noreserve=false
+multi_thread=false
num_work_ids=16
readfile=
symbolfile=
@@ -154,9 +156,9 @@ children=tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
-forward_snoops=true
hit_latency=2
is_read_only=false
max_miss_count=0
@@ -170,6 +172,7 @@ system=system
tags=system.cpu.dcache.tags
tgts_per_mshr=8
write_buffers=16
+writeback_clean=true
cpu_side=system.cpu.dcache_port
mem_side=system.cpu.toL2Bus.slave[1]
@@ -495,9 +498,9 @@ children=tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
+clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
-forward_snoops=false
hit_latency=1
is_read_only=true
max_miss_count=0
@@ -511,6 +514,7 @@ system=system
tags=system.cpu.icache.tags
tgts_per_mshr=8
write_buffers=8
+writeback_clean=true
cpu_side=system.cpu.icache_port
mem_side=system.cpu.toL2Bus.slave[0]
@@ -530,6 +534,7 @@ eventq_index=0
[system.cpu.isa]
type=ArmISA
+decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
@@ -605,9 +610,9 @@ children=prefetcher tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_clk_domain
+clusivity=mostly_excl
demand_mshr_reserve=1
eventq_index=0
-forward_snoops=true
hit_latency=12
is_read_only=false
max_miss_count=0
@@ -621,6 +626,7 @@ system=system
tags=system.cpu.l2cache.tags
tgts_per_mshr=8
write_buffers=8
+writeback_clean=false
cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
@@ -661,12 +667,14 @@ size=1048576
[system.cpu.toL2Bus]
type=CoherentXBar
+children=snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
+point_of_coherency=false
response_latency=1
-snoop_filter=Null
+snoop_filter=system.cpu.toL2Bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
@@ -674,6 +682,13 @@ width=32
master=system.cpu.l2cache.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
+[system.cpu.toL2Bus.snoop_filter]
+type=SnoopFilter
+eventq_index=0
+lookup_latency=0
+max_capacity=8388608
+system=system
+
[system.cpu.tracer]
type=ExeTracer
eventq_index=0
@@ -688,7 +703,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/bzip2
+executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2
gid=100
input=cin
kvmInSE=false
@@ -723,6 +738,7 @@ clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
+point_of_coherency=true
response_latency=2
snoop_filter=Null
snoop_response_latency=4
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simerr b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simerr
index be90b0340..eeb19437b 100755
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simerr
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simerr
@@ -1,3 +1,2 @@
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
-warn: Sockets disabled, not accepting gdb connections
warn: CP14 unimplemented crn[8], opc1[2], crm[9], opc2[4]
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
index c0864581d..2b7c8fd88 100755
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
@@ -1,13 +1,14 @@
+Redirecting stdout to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/simout
+Redirecting stderr to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Apr 22 2015 10:58:25
-gem5 started Apr 22 2015 12:38:48
-gem5 executing on phenom
-command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing
+gem5 compiled Mar 15 2016 19:53:43
+gem5 started Mar 15 2016 20:34:58
+gem5 executing on dinar2c11, pid 10996
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing -re /home/stever/gem5-public/tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
- 0: system.cpu.isa: ISA system set to: 0 0x39c9fd0
info: Entering event queue @ 0. Starting simulation...
spec_init
Loading Input Data
@@ -26,4 +27,4 @@ Uncompressing Data
Uncompressed data 1048576 bytes in length
Uncompressed data compared correctly
Tested 1MB buffer: OK!
-Exiting @ tick 771782683000 because target called exit()
+Exiting @ tick 767874998000 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
index 901b0011b..d2ad49fd9 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.767875 # Nu
sim_ticks 767874998000 # Number of ticks simulated
final_tick 767874998000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 133325 # Simulator instruction rate (inst/s)
-host_op_rate 143638 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 66282190 # Simulator tick rate (ticks/s)
-host_mem_usage 359880 # Number of bytes of host memory used
-host_seconds 11584.94 # Real time elapsed on the host
+host_inst_rate 97609 # Simulator instruction rate (inst/s)
+host_op_rate 105159 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 48526138 # Simulator tick rate (ticks/s)
+host_mem_usage 342328 # Number of bytes of host memory used
+host_seconds 15823.95 # Real time elapsed on the host
sim_insts 1544563024 # Number of instructions simulated
sim_ops 1664032416 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -706,7 +706,7 @@ system.cpu.cpi 0.994294 # CP
system.cpu.cpi_total 0.994294 # CPI: Total CPI of All Threads
system.cpu.ipc 1.005739 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.005739 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 2175836503 # number of integer regfile reads
+system.cpu.int_regfile_reads 2175836515 # number of integer regfile reads
system.cpu.int_regfile_writes 1261593461 # number of integer regfile writes
system.cpu.fp_regfile_reads 40 # number of floating regfile reads
system.cpu.fp_regfile_writes 51 # number of floating regfile writes