diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2015-07-03 10:15:03 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2015-07-03 10:15:03 -0400 |
| commit | 25e1b1c1f5f4e0ad3976c88998161700135f4aae (patch) | |
| tree | 36e668b99a36c3dfcfefc157d7bd6b102b8f8af6 /tests/long/se/60.bzip2 | |
| parent | 7e711c98f8fcd949b9430bbf243d60348d0ef28b (diff) | |
| download | gem5-25e1b1c1f5f4e0ad3976c88998161700135f4aae.tar.xz | |
stats: Update stats for cache, crossbar and DRAM changes
This update includes the changes to whole-line writes, the refinement
of Read to ReadClean and ReadShared, the introduction of CleanEvict
for snoop-filter tracking, and updates to the DRAM command scheduler
for bank-group-aware scheduling.
Needless to say, almost every regression is affected.
Diffstat (limited to 'tests/long/se/60.bzip2')
7 files changed, 3422 insertions, 3297 deletions
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt index 959bae132..baff53399 100644 --- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt @@ -1,104 +1,104 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.211096 # Number of seconds simulated -sim_ticks 1211096219500 # Number of ticks simulated -final_tick 1211096219500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.209315 # Number of seconds simulated +sim_ticks 1209314565500 # Number of ticks simulated +final_tick 1209314565500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 325701 # Simulator instruction rate (inst/s) -host_op_rate 325701 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 215976885 # Simulator tick rate (ticks/s) -host_mem_usage 296636 # Number of bytes of host memory used -host_seconds 5607.53 # Real time elapsed on the host +host_inst_rate 310001 # Simulator instruction rate (inst/s) +host_op_rate 310001 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 205263152 # Simulator tick rate (ticks/s) +host_mem_usage 296916 # Number of bytes of host memory used +host_seconds 5891.53 # Real time elapsed on the host sim_insts 1826378509 # Number of instructions simulated sim_ops 1826378509 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 61312 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125445568 # Number of bytes read from this memory -system.physmem.bytes_read::total 125506880 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124968128 # Number of bytes read from this memory +system.physmem.bytes_read::total 125029440 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 61312 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 61312 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 65168832 # Number of bytes written to this memory -system.physmem.bytes_written::total 65168832 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 65415808 # Number of bytes written to this memory +system.physmem.bytes_written::total 65415808 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 958 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1960087 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1961045 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1018263 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1018263 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 50625 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 103580183 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 103630808 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 50625 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 50625 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 53809789 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 53809789 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 53809789 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 50625 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 103580183 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 157440597 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1961045 # Number of read requests accepted -system.physmem.writeReqs 1018263 # Number of write requests accepted -system.physmem.readBursts 1961045 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1018263 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 125425280 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 81600 # Total number of bytes read from write queue -system.physmem.bytesWritten 65167232 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 125506880 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 65168832 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1275 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::cpu.data 1952627 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1953585 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1022122 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1022122 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 50700 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 103337983 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 103388683 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 50700 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 50700 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 54093294 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 54093294 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 54093294 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 50700 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 103337983 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 157481977 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 1953585 # Number of read requests accepted +system.physmem.writeReqs 1022122 # Number of write requests accepted +system.physmem.readBursts 1953585 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1022122 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 124947328 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 82112 # Total number of bytes read from write queue +system.physmem.bytesWritten 65414528 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 125029440 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 65415808 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1283 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 118758 # Per bank write bursts -system.physmem.perBankRdBursts::1 114090 # Per bank write bursts -system.physmem.perBankRdBursts::2 116233 # Per bank write bursts -system.physmem.perBankRdBursts::3 117775 # Per bank write bursts -system.physmem.perBankRdBursts::4 117826 # Per bank write bursts -system.physmem.perBankRdBursts::5 117520 # Per bank write bursts -system.physmem.perBankRdBursts::6 119879 # Per bank write bursts -system.physmem.perBankRdBursts::7 124540 # Per bank write bursts -system.physmem.perBankRdBursts::8 126979 # Per bank write bursts -system.physmem.perBankRdBursts::9 130098 # Per bank write bursts -system.physmem.perBankRdBursts::10 128644 # Per bank write bursts -system.physmem.perBankRdBursts::11 130342 # Per bank write bursts -system.physmem.perBankRdBursts::12 126070 # Per bank write bursts -system.physmem.perBankRdBursts::13 125249 # Per bank write bursts -system.physmem.perBankRdBursts::14 122589 # Per bank write bursts -system.physmem.perBankRdBursts::15 123178 # Per bank write bursts -system.physmem.perBankWrBursts::0 61223 # Per bank write bursts -system.physmem.perBankWrBursts::1 61482 # Per bank write bursts -system.physmem.perBankWrBursts::2 60569 # Per bank write bursts -system.physmem.perBankWrBursts::3 61241 # Per bank write bursts -system.physmem.perBankWrBursts::4 61665 # Per bank write bursts -system.physmem.perBankWrBursts::5 63100 # Per bank write bursts -system.physmem.perBankWrBursts::6 64149 # Per bank write bursts -system.physmem.perBankWrBursts::7 65619 # Per bank write bursts -system.physmem.perBankWrBursts::8 65334 # Per bank write bursts -system.physmem.perBankWrBursts::9 65779 # Per bank write bursts -system.physmem.perBankWrBursts::10 65299 # Per bank write bursts -system.physmem.perBankWrBursts::11 65645 # Per bank write bursts -system.physmem.perBankWrBursts::12 64166 # Per bank write bursts -system.physmem.perBankWrBursts::13 64211 # Per bank write bursts -system.physmem.perBankWrBursts::14 64570 # Per bank write bursts -system.physmem.perBankWrBursts::15 64186 # Per bank write bursts +system.physmem.perBankRdBursts::0 118324 # Per bank write bursts +system.physmem.perBankRdBursts::1 113533 # Per bank write bursts +system.physmem.perBankRdBursts::2 115739 # Per bank write bursts +system.physmem.perBankRdBursts::3 117256 # Per bank write bursts +system.physmem.perBankRdBursts::4 117310 # Per bank write bursts +system.physmem.perBankRdBursts::5 117130 # Per bank write bursts +system.physmem.perBankRdBursts::6 119399 # Per bank write bursts +system.physmem.perBankRdBursts::7 124116 # Per bank write bursts +system.physmem.perBankRdBursts::8 126631 # Per bank write bursts +system.physmem.perBankRdBursts::9 129581 # Per bank write bursts +system.physmem.perBankRdBursts::10 128158 # Per bank write bursts +system.physmem.perBankRdBursts::11 129926 # Per bank write bursts +system.physmem.perBankRdBursts::12 125582 # Per bank write bursts +system.physmem.perBankRdBursts::13 124841 # Per bank write bursts +system.physmem.perBankRdBursts::14 122135 # Per bank write bursts +system.physmem.perBankRdBursts::15 122641 # Per bank write bursts +system.physmem.perBankWrBursts::0 61422 # Per bank write bursts +system.physmem.perBankWrBursts::1 61664 # Per bank write bursts +system.physmem.perBankWrBursts::2 60721 # Per bank write bursts +system.physmem.perBankWrBursts::3 61393 # Per bank write bursts +system.physmem.perBankWrBursts::4 61822 # Per bank write bursts +system.physmem.perBankWrBursts::5 63305 # Per bank write bursts +system.physmem.perBankWrBursts::6 64352 # Per bank write bursts +system.physmem.perBankWrBursts::7 65861 # Per bank write bursts +system.physmem.perBankWrBursts::8 65572 # Per bank write bursts +system.physmem.perBankWrBursts::9 66032 # Per bank write bursts +system.physmem.perBankWrBursts::10 65638 # Per bank write bursts +system.physmem.perBankWrBursts::11 65947 # Per bank write bursts +system.physmem.perBankWrBursts::12 64508 # Per bank write bursts +system.physmem.perBankWrBursts::13 64525 # Per bank write bursts +system.physmem.perBankWrBursts::14 64898 # Per bank write bursts +system.physmem.perBankWrBursts::15 64442 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 1211096102000 # Total gap between requests +system.physmem.totGap 1209314463000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1961045 # Read request sizes (log2) +system.physmem.readPktSize::6 1953585 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1018263 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1837965 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 121788 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1022122 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1829869 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 122416 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -144,28 +144,28 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 30162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 31578 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 55235 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 59406 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 59927 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 59993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 59990 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 59955 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 59988 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 60013 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 59992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 60054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 60794 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 60336 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 60363 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 61179 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 59712 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 59449 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 18 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 30602 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 31995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 55357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 59692 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 60130 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 60217 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 60162 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 60163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 60176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 60194 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 60206 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 60194 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 60705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 61077 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 60633 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 61039 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 59828 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 59628 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 97 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see @@ -193,129 +193,136 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1839625 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 103.602019 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 81.031630 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 129.543213 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 1461173 79.43% 79.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 261967 14.24% 93.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 48998 2.66% 96.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 20657 1.12% 97.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 13124 0.71% 98.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 7476 0.41% 98.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 5272 0.29% 98.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 4494 0.24% 99.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 16464 0.89% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1839625 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 59444 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 32.966456 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 164.214090 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 59406 99.94% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 13 0.02% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-3071 8 0.01% 99.97% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::5120-6143 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 59444 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 59444 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.129365 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.093444 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.113658 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 27743 46.67% 46.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1259 2.12% 48.79% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 26068 43.85% 92.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3874 6.52% 99.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 419 0.70% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 52 0.09% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 24 0.04% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 4 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 59444 # Writes before turning the bus around for reads -system.physmem.totQLat 36839321750 # Total ticks spent queuing -system.physmem.totMemAccLat 73585009250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 9798850000 # Total ticks spent in databus transfers -system.physmem.avgQLat 18797.78 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 1831684 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 103.926852 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 81.136404 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 130.467751 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1453241 79.34% 79.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 261868 14.30% 93.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 48841 2.67% 96.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 20589 1.12% 97.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 13172 0.72% 98.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 7181 0.39% 98.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5391 0.29% 98.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 4514 0.25% 99.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 16887 0.92% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1831684 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 59621 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 32.743530 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 149.210927 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-511 59467 99.74% 99.74% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::512-1023 109 0.18% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-1535 10 0.02% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1536-2047 6 0.01% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-2559 6 0.01% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2560-3071 6 0.01% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3072-3583 3 0.01% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3584-4095 3 0.01% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::4096-4607 2 0.00% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::4608-5119 2 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::6656-7167 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::8704-9215 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::9216-9727 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::10752-11263 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::11776-12287 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::13312-13823 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::14848-15359 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 59621 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 59621 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.143322 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.107211 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.116873 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 27512 46.14% 46.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1216 2.04% 48.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 26386 44.26% 92.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 3971 6.66% 99.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 453 0.76% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 62 0.10% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 10 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 9 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 59621 # Writes before turning the bus around for reads +system.physmem.totQLat 36542895500 # Total ticks spent queuing +system.physmem.totMemAccLat 73148558000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 9761510000 # Total ticks spent in databus transfers +system.physmem.avgQLat 18717.85 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 37547.78 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 103.56 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 53.81 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 103.63 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 53.81 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 37467.85 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 103.32 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 54.09 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 103.39 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 54.09 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 1.23 # Data bus utilization in percentage system.physmem.busUtilRead 0.81 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.42 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.96 # Average write queue length when enqueuing -system.physmem.readRowHits 725244 # Number of row buffer hits during reads -system.physmem.writeRowHits 413130 # Number of row buffer hits during writes -system.physmem.readRowHitRate 37.01 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 40.57 # Row buffer hit rate for writes -system.physmem.avgGap 406502.48 # Average gap between requests -system.physmem.pageHitRate 38.23 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 6747186600 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3681500625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 7383597000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3233831040 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 79102439520 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 416789244855 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 361048893750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 877986693390 # Total energy per rank (pJ) -system.physmem_0.averagePower 724.956282 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 597858043000 # Time in different power states -system.physmem_0.memoryStateTime::REF 40440920000 # Time in different power states +system.physmem.avgWrQLen 24.77 # Average write queue length when enqueuing +system.physmem.readRowHits 723569 # Number of row buffer hits during reads +system.physmem.writeRowHits 419148 # Number of row buffer hits during writes +system.physmem.readRowHitRate 37.06 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 41.01 # Row buffer hit rate for writes +system.physmem.avgGap 406395.68 # Average gap between requests +system.physmem.pageHitRate 38.42 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 6717619440 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3665367750 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 7353894600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3243499200 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 78986487840 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 416110602285 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 360579035250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 876656506365 # Total energy per rank (pJ) +system.physmem_0.averagePower 724.920562 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 597088834750 # Time in different power states +system.physmem_0.memoryStateTime::REF 40381640000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 572793401000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 571843431500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 7160348160 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 3906936000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 7901891400 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3364351200 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 79102439520 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 428401624860 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 350862595500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 880700186640 # Total energy per rank (pJ) -system.physmem_1.averagePower 727.196822 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 580834507250 # Time in different power states -system.physmem_1.memoryStateTime::REF 40440920000 # Time in different power states +system.physmem_1.actEnergy 7129911600 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 3890328750 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 7873975200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3379721760 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 78986487840 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 426511213875 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 351455691750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 879227330775 # Total energy per rank (pJ) +system.physmem_1.averagePower 727.046416 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 581836550250 # Time in different power states +system.physmem_1.memoryStateTime::REF 40381640000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 589813744000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 587095716000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 246195404 # Number of BP lookups -system.cpu.branchPred.condPredicted 186411563 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 15682149 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 167682775 # Number of BTB lookups -system.cpu.branchPred.BTBHits 165241760 # Number of BTB hits +system.cpu.branchPred.lookups 246216332 # Number of BP lookups +system.cpu.branchPred.condPredicted 186427958 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 15694657 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 167633562 # Number of BTB lookups +system.cpu.branchPred.BTBHits 165258832 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 98.544266 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 18427120 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 104306 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 98.583380 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 18428300 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 104795 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 452923392 # DTB read hits -system.cpu.dtb.read_misses 4979932 # DTB read misses +system.cpu.dtb.read_hits 452931478 # DTB read hits +system.cpu.dtb.read_misses 4979966 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 457903324 # DTB read accesses -system.cpu.dtb.write_hits 161377581 # DTB write hits -system.cpu.dtb.write_misses 1710142 # DTB write misses +system.cpu.dtb.read_accesses 457911444 # DTB read accesses +system.cpu.dtb.write_hits 161379324 # DTB write hits +system.cpu.dtb.write_misses 1710368 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 163087723 # DTB write accesses -system.cpu.dtb.data_hits 614300973 # DTB hits -system.cpu.dtb.data_misses 6690074 # DTB misses +system.cpu.dtb.write_accesses 163089692 # DTB write accesses +system.cpu.dtb.data_hits 614310802 # DTB hits +system.cpu.dtb.data_misses 6690334 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 620991047 # DTB accesses -system.cpu.itb.fetch_hits 598257344 # ITB hits +system.cpu.dtb.data_accesses 621001136 # DTB accesses +system.cpu.itb.fetch_hits 598312460 # ITB hits system.cpu.itb.fetch_misses 19 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 598257363 # ITB accesses +system.cpu.itb.fetch_accesses 598312479 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -329,82 +336,82 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 29 # Number of system calls -system.cpu.numCycles 2422192439 # number of cpu cycles simulated +system.cpu.numCycles 2418629131 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1826378509 # Number of instructions committed system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed -system.cpu.discardedOps 52052944 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 52090489 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.326227 # CPI: cycles per instruction -system.cpu.ipc 0.754019 # IPC: instructions per cycle -system.cpu.tickCycles 2076133627 # Number of cycles that the object actually ticked -system.cpu.idleCycles 346058812 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 9121955 # number of replacements -system.cpu.dcache.tags.tagsinuse 4080.744039 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 601604629 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9126051 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 65.921682 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 16824784000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4080.744039 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.996275 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.996275 # Average percentage of cache occupancy +system.cpu.cpi 1.324276 # CPI: cycles per instruction +system.cpu.ipc 0.755130 # IPC: instructions per cycle +system.cpu.tickCycles 2076311536 # Number of cycles that the object actually ticked +system.cpu.idleCycles 342317595 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 9121994 # number of replacements +system.cpu.dcache.tags.tagsinuse 4080.733344 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 601608000 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9126090 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 65.921769 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 16821289500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4080.733344 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.996273 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.996273 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1544 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2417 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1558 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2405 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 71 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1231402079 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1231402079 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 443119981 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 443119981 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 158484648 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 158484648 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 601604629 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 601604629 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 601604629 # number of overall hits -system.cpu.dcache.overall_hits::total 601604629 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 7289531 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 7289531 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2243854 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2243854 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 9533385 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9533385 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9533385 # number of overall misses -system.cpu.dcache.overall_misses::total 9533385 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 186817706000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 186817706000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 108924057250 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 108924057250 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 295741763250 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 295741763250 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 295741763250 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 295741763250 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 450409512 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 450409512 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 1231414126 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1231414126 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 443125970 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 443125970 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 158482030 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 158482030 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 601608000 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 601608000 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 601608000 # number of overall hits +system.cpu.dcache.overall_hits::total 601608000 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 7289546 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 7289546 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2246472 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2246472 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 9536018 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9536018 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9536018 # number of overall misses +system.cpu.dcache.overall_misses::total 9536018 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 185444020000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 185444020000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 108463697500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 108463697500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 293907717500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 293907717500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 293907717500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 293907717500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 450415516 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 450415516 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 611138014 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 611138014 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 611138014 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 611138014 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 611144018 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 611144018 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 611144018 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 611144018 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016184 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.016184 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013961 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.013961 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.015599 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.015599 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.015599 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.015599 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25628.220252 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 25628.220252 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48543.290807 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 48543.290807 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31021.695153 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31021.695153 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31021.695153 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31021.695153 # average overall miss latency +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013977 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.013977 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.015604 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.015604 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.015604 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.015604 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25439.721486 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 25439.721486 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48281.793630 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48281.793630 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 30820.801460 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 30820.801460 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 30820.801460 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 30820.801460 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -413,32 +420,32 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3700563 # number of writebacks -system.cpu.dcache.writebacks::total 3700563 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50798 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 50798 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 356536 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 356536 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 407334 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 407334 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 407334 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 407334 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238733 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 7238733 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887318 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1887318 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 9126051 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 9126051 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9126051 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9126051 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 174355280750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 174355280750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 82395435500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 82395435500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 256750716250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 256750716250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 256750716250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 256750716250 # number of overall MSHR miss cycles +system.cpu.dcache.writebacks::writebacks 3686660 # number of writebacks +system.cpu.dcache.writebacks::total 3686660 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 50795 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 50795 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 359133 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 359133 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 409928 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 409928 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 409928 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 409928 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7238751 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 7238751 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1887339 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1887339 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 9126090 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 9126090 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9126090 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9126090 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 176979090000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 176979090000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83292376000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 83292376000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 260271466000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 260271466000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 260271466000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 260271466000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016071 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016071 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011742 # mshr miss rate for WriteReq accesses @@ -447,67 +454,66 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014933 system.cpu.dcache.demand_mshr_miss_rate::total 0.014933 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014933 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.014933 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24086.436224 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24086.436224 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43657.420477 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43657.420477 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28133.824395 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 28133.824395 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28133.824395 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 28133.824395 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24448.843454 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24448.843454 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44132.175513 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44132.175513 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28519.493671 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 28519.493671 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28519.493671 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 28519.493671 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 3 # number of replacements -system.cpu.icache.tags.tagsinuse 751.308351 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 598256386 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 751.748828 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 598311502 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 958 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 624484.745303 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 624542.277662 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 751.308351 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.366850 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.366850 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 751.748828 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.367065 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.367065 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 955 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 875 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.466309 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 1196515646 # Number of tag accesses -system.cpu.icache.tags.data_accesses 1196515646 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 598256386 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 598256386 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 598256386 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 598256386 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 598256386 # number of overall hits -system.cpu.icache.overall_hits::total 598256386 # number of overall hits +system.cpu.icache.tags.tag_accesses 1196625878 # Number of tag accesses +system.cpu.icache.tags.data_accesses 1196625878 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 598311502 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 598311502 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 598311502 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 598311502 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 598311502 # number of overall hits +system.cpu.icache.overall_hits::total 598311502 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 958 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 958 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 958 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 958 # number of overall misses system.cpu.icache.overall_misses::total 958 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 76776500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 76776500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 76776500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 76776500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 76776500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 76776500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 598257344 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 598257344 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 598257344 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 598257344 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 598257344 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 598257344 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 76821500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 76821500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 76821500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 76821500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 76821500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 76821500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 598312460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 598312460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 598312460 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 598312460 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 598312460 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 598312460 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80142.484342 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 80142.484342 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 80142.484342 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 80142.484342 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 80142.484342 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 80142.484342 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80189.457203 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 80189.457203 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 80189.457203 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 80189.457203 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 80189.457203 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 80189.457203 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -522,114 +528,119 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 958 system.cpu.icache.demand_mshr_misses::total 958 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 958 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 74938500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 74938500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 74938500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 74938500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 74938500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 74938500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 75863500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 75863500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 75863500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 75863500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 75863500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 75863500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78223.903967 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78223.903967 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78223.903967 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 78223.903967 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78223.903967 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 78223.903967 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79189.457203 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79189.457203 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79189.457203 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 79189.457203 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79189.457203 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 79189.457203 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1928309 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30768.375630 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8981612 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1958114 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.586869 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 89228502750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 14924.007835 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.865396 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 15801.502399 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.455445 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001308 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.482224 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.938976 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 29805 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 159 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 29 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1212 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12868 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15537 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909576 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 106466008 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 106466008 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.data 6058085 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6058085 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3700563 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3700563 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1107879 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1107879 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.data 7165964 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7165964 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.data 7165964 # number of overall hits -system.cpu.l2cache.overall_hits::total 7165964 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1180648 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1181606 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 779439 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 779439 # number of ReadExReq misses +system.cpu.l2cache.tags.replacements 1920858 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30765.976815 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14409764 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1950662 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.387115 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 89228358000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 14799.543915 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 42.897848 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 15923.535052 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.451646 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001309 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.485948 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.938903 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 157 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 30 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1217 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12865 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15535 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 149830361 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 149830361 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 3686660 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3686660 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1106821 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1106821 # number of ReadExReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6066642 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6066642 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.data 7173463 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7173463 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.data 7173463 # number of overall hits +system.cpu.l2cache.overall_hits::total 7173463 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 780518 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 780518 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 958 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 958 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1172109 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 1172109 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 958 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1960087 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1961045 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1952627 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1953585 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 958 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1960087 # number of overall misses -system.cpu.l2cache.overall_misses::total 1961045 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 73980000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 103488917250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 103562897250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68810693750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 68810693750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 73980000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 172299611000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 172373591000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 73980000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 172299611000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 172373591000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 958 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7238733 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7239691 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3700563 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3700563 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887318 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1887318 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1952627 # number of overall misses +system.cpu.l2cache.overall_misses::total 1953585 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68770136000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 68770136000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 74424500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 74424500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 102393190500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 102393190500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 74424500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 171163326500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 171237751000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 74424500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 171163326500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 171237751000 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 3686660 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3686660 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1887339 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1887339 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 958 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 958 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7238751 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7238751 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 958 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9126051 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9127009 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9126090 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9127048 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 958 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9126051 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9127009 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163101 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.163212 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.412988 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.412988 # miss rate for ReadExReq accesses +system.cpu.l2cache.overall_accesses::cpu.data 9126090 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9127048 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413555 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.413555 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.161921 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.161921 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.214779 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.214862 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.213961 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.214043 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.214779 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.214862 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 77223.382046 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87654.336644 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 87645.879633 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88282.333512 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88282.333512 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77223.382046 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87904.062932 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 87898.845259 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77223.382046 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87904.062932 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 87898.845259 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.213961 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.214043 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88108.328059 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88108.328059 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77687.369520 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77687.369520 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87358.078899 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87358.078899 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77687.369520 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87657.973848 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 87653.084458 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77687.369520 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87657.973848 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 87653.084458 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -638,105 +649,116 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1018263 # number of writebacks -system.cpu.l2cache.writebacks::total 1018263 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 958 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1180648 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1181606 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 779439 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 779439 # number of ReadExReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 1022122 # number of writebacks +system.cpu.l2cache.writebacks::total 1022122 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 245 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 245 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 780518 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 780518 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 958 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 958 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1172109 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1172109 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 958 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1960087 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1961045 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1952627 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1953585 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1960087 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1961045 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 61981000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 88565561250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 88627542250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 58963288250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 58963288250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 61981000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 147528849500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 147590830500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 61981000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 147528849500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 147590830500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163101 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163212 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.412988 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412988 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1952627 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1953585 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60964956000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60964956000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 64844500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 64844500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 90672100500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 90672100500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 64844500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 151637056500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 151701901000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 64844500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 151637056500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 151701901000 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413555 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413555 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.161921 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.161921 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214779 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.214862 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.213961 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.214043 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214779 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.214862 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64698.329854 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 75014.366052 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 75006.002212 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75648.367929 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75648.367929 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64698.329854 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75266.480263 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75261.317563 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64698.329854 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75266.480263 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75261.317563 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.213961 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.214043 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78108.328059 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78108.328059 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67687.369520 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67687.369520 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77358.078899 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77358.078899 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67687.369520 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77657.973848 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77653.084458 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67687.369520 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77657.973848 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77653.084458 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7239691 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 7239691 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3700563 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1887318 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1887318 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952665 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 21954581 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadResp 7239709 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 4708782 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6334073 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1887339 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1887339 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 958 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7238751 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1919 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27374174 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27376093 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61312 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820903296 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 820964608 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12827572 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820016000 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 820077312 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1920858 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 20169903 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.095234 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.293538 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12827572 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18249045 90.48% 90.48% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1920858 9.52% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12827572 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10114349000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1637500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 20169903 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12811182500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1437000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 14015266250 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1181606 # Transaction distribution -system.membus.trans_dist::ReadResp 1181606 # Transaction distribution -system.membus.trans_dist::Writeback 1018263 # Transaction distribution -system.membus.trans_dist::ReadExReq 779439 # Transaction distribution -system.membus.trans_dist::ReadExResp 779439 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940353 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4940353 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190675712 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 190675712 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.respLayer1.occupancy 13689135000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%) +system.membus.trans_dist::ReadResp 1173067 # Transaction distribution +system.membus.trans_dist::Writeback 1022122 # Transaction distribution +system.membus.trans_dist::CleanEvict 897712 # Transaction distribution +system.membus.trans_dist::ReadExReq 780518 # Transaction distribution +system.membus.trans_dist::ReadExResp 780518 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1173067 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5827004 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5827004 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190445248 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 190445248 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 2979308 # Request fanout histogram +system.membus.snoop_fanout::samples 3873419 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2979308 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3873419 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 2979308 # Request fanout histogram -system.membus.reqLayer0.occupancy 7754390500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 10727987500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3873419 # Request fanout histogram +system.membus.reqLayer0.occupancy 8427454000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) +system.membus.respLayer1.occupancy 10685206000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.9 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt index 58eeef87c..fd8f8a2dd 100644 --- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt @@ -1,108 +1,108 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.672882 # Number of seconds simulated -sim_ticks 672881519500 # Number of ticks simulated -final_tick 672881519500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.671755 # Number of seconds simulated +sim_ticks 671754803000 # Number of ticks simulated +final_tick 671754803000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 165835 # Simulator instruction rate (inst/s) -host_op_rate 165835 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 64276745 # Simulator tick rate (ticks/s) -host_mem_usage 226308 # Number of bytes of host memory used -host_seconds 10468.51 # Real time elapsed on the host +host_inst_rate 168955 # Simulator instruction rate (inst/s) +host_op_rate 168955 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 65376371 # Simulator tick rate (ticks/s) +host_mem_usage 298196 # Number of bytes of host memory used +host_seconds 10275.19 # Real time elapsed on the host sim_insts 1736043781 # Number of instructions simulated sim_ops 1736043781 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 62400 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125964544 # Number of bytes read from this memory -system.physmem.bytes_read::total 126026944 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 125486976 # Number of bytes read from this memory +system.physmem.bytes_read::total 125549376 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 62400 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 62400 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 65296192 # Number of bytes written to this memory -system.physmem.bytes_written::total 65296192 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 65552256 # Number of bytes written to this memory +system.physmem.bytes_written::total 65552256 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 975 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1968196 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1969171 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1020253 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1020253 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 92735 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 187201670 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 187294405 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 92735 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 92735 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 97039657 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 97039657 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 97039657 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 92735 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 187201670 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 284334062 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1969171 # Number of read requests accepted -system.physmem.writeReqs 1020253 # Number of write requests accepted -system.physmem.readBursts 1969171 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1020253 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 125945600 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 81344 # Total number of bytes read from write queue -system.physmem.bytesWritten 65294336 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 126026944 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 65296192 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1271 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::cpu.data 1960734 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1961709 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1024254 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1024254 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 92891 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 186804732 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 186897623 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 92891 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 92891 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 97583606 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 97583606 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 97583606 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 92891 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 186804732 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 284481229 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 1961709 # Number of read requests accepted +system.physmem.writeReqs 1024254 # Number of write requests accepted +system.physmem.readBursts 1961709 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1024254 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 125464000 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 85376 # Total number of bytes read from write queue +system.physmem.bytesWritten 65551040 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 125549376 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 65552256 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1334 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 119102 # Per bank write bursts -system.physmem.perBankRdBursts::1 114505 # Per bank write bursts -system.physmem.perBankRdBursts::2 116613 # Per bank write bursts -system.physmem.perBankRdBursts::3 118153 # Per bank write bursts -system.physmem.perBankRdBursts::4 118234 # Per bank write bursts -system.physmem.perBankRdBursts::5 117885 # Per bank write bursts -system.physmem.perBankRdBursts::6 120369 # Per bank write bursts -system.physmem.perBankRdBursts::7 125035 # Per bank write bursts -system.physmem.perBankRdBursts::8 127648 # Per bank write bursts -system.physmem.perBankRdBursts::9 130593 # Per bank write bursts -system.physmem.perBankRdBursts::10 129299 # Per bank write bursts -system.physmem.perBankRdBursts::11 130947 # Per bank write bursts -system.physmem.perBankRdBursts::12 126747 # Per bank write bursts -system.physmem.perBankRdBursts::13 125863 # Per bank write bursts -system.physmem.perBankRdBursts::14 123089 # Per bank write bursts -system.physmem.perBankRdBursts::15 123818 # Per bank write bursts -system.physmem.perBankWrBursts::0 61291 # Per bank write bursts -system.physmem.perBankWrBursts::1 61585 # Per bank write bursts -system.physmem.perBankWrBursts::2 60661 # Per bank write bursts -system.physmem.perBankWrBursts::3 61360 # Per bank write bursts -system.physmem.perBankWrBursts::4 61790 # Per bank write bursts -system.physmem.perBankWrBursts::5 63221 # Per bank write bursts -system.physmem.perBankWrBursts::6 64275 # Per bank write bursts -system.physmem.perBankWrBursts::7 65726 # Per bank write bursts -system.physmem.perBankWrBursts::8 65508 # Per bank write bursts -system.physmem.perBankWrBursts::9 65914 # Per bank write bursts -system.physmem.perBankWrBursts::10 65448 # Per bank write bursts -system.physmem.perBankWrBursts::11 65777 # Per bank write bursts -system.physmem.perBankWrBursts::12 64328 # Per bank write bursts -system.physmem.perBankWrBursts::13 64347 # Per bank write bursts -system.physmem.perBankWrBursts::14 64660 # Per bank write bursts -system.physmem.perBankWrBursts::15 64333 # Per bank write bursts +system.physmem.perBankRdBursts::0 118672 # Per bank write bursts +system.physmem.perBankRdBursts::1 113926 # Per bank write bursts +system.physmem.perBankRdBursts::2 116092 # Per bank write bursts +system.physmem.perBankRdBursts::3 117630 # Per bank write bursts +system.physmem.perBankRdBursts::4 117777 # Per bank write bursts +system.physmem.perBankRdBursts::5 117495 # Per bank write bursts +system.physmem.perBankRdBursts::6 119900 # Per bank write bursts +system.physmem.perBankRdBursts::7 124641 # Per bank write bursts +system.physmem.perBankRdBursts::8 127326 # Per bank write bursts +system.physmem.perBankRdBursts::9 130085 # Per bank write bursts +system.physmem.perBankRdBursts::10 128786 # Per bank write bursts +system.physmem.perBankRdBursts::11 130484 # Per bank write bursts +system.physmem.perBankRdBursts::12 126296 # Per bank write bursts +system.physmem.perBankRdBursts::13 125416 # Per bank write bursts +system.physmem.perBankRdBursts::14 122597 # Per bank write bursts +system.physmem.perBankRdBursts::15 123252 # Per bank write bursts +system.physmem.perBankWrBursts::0 61496 # Per bank write bursts +system.physmem.perBankWrBursts::1 61762 # Per bank write bursts +system.physmem.perBankWrBursts::2 60827 # Per bank write bursts +system.physmem.perBankWrBursts::3 61508 # Per bank write bursts +system.physmem.perBankWrBursts::4 61962 # Per bank write bursts +system.physmem.perBankWrBursts::5 63415 # Per bank write bursts +system.physmem.perBankWrBursts::6 64494 # Per bank write bursts +system.physmem.perBankWrBursts::7 65970 # Per bank write bursts +system.physmem.perBankWrBursts::8 65774 # Per bank write bursts +system.physmem.perBankWrBursts::9 66157 # Per bank write bursts +system.physmem.perBankWrBursts::10 65800 # Per bank write bursts +system.physmem.perBankWrBursts::11 66076 # Per bank write bursts +system.physmem.perBankWrBursts::12 64701 # Per bank write bursts +system.physmem.perBankWrBursts::13 64671 # Per bank write bursts +system.physmem.perBankWrBursts::14 65003 # Per bank write bursts +system.physmem.perBankWrBursts::15 64619 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 672881423000 # Total gap between requests +system.physmem.totGap 671754707500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1969171 # Read request sizes (log2) +system.physmem.readPktSize::6 1961709 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1020253 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1621016 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 243733 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 72507 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 30617 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 25 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1024254 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1618535 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 241019 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 69861 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 30932 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 22 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -144,28 +144,28 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 26054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 27728 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 49537 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 56799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 59190 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 60318 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 60638 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 60909 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 61008 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 61063 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 61159 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 61512 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 62241 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 62489 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 64414 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 63055 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 61830 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 60052 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 173 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 50 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 26136 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 27711 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 49355 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 56824 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 59458 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 60622 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 61121 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 61180 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 61296 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 61372 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 61501 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 61678 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 62269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 63697 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 65054 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 62836 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 61622 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 60248 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 181 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 61 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 14 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 2 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see @@ -193,143 +193,150 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1777587 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 107.583217 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 82.835342 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 136.553801 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 1382839 77.79% 77.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 271264 15.26% 93.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 53815 3.03% 96.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 21128 1.19% 97.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 12924 0.73% 98.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 6598 0.37% 98.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 5024 0.28% 98.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 3881 0.22% 98.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 20114 1.13% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1777587 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 59878 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 32.821905 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 161.087941 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 59840 99.94% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 12 0.02% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-3071 12 0.02% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3072-4095 5 0.01% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::8192-9215 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 59878 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 59878 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.038378 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.996376 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.234472 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 31771 53.06% 53.06% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1453 2.43% 55.49% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 20992 35.06% 90.54% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 4585 7.66% 98.20% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 809 1.35% 99.55% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 191 0.32% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 31 0.05% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 14 0.02% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 5 0.01% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 2 0.00% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 5 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.bytesPerActivate::samples 1769993 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 107.917046 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 82.949504 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 137.477186 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1374954 77.68% 77.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 271630 15.35% 93.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 53313 3.01% 96.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 21496 1.21% 97.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 12783 0.72% 97.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 6453 0.36% 98.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 4820 0.27% 98.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 3869 0.22% 98.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 20675 1.17% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1769993 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 60112 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 32.611592 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 146.109791 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-511 59940 99.71% 99.71% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::512-1023 128 0.21% 99.93% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-1535 10 0.02% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1536-2047 4 0.01% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-2559 7 0.01% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2560-3071 6 0.01% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3072-3583 4 0.01% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3584-4095 2 0.00% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::4096-4607 2 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::4608-5119 2 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::6656-7167 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::8704-9215 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::9216-9727 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::10240-10751 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::11776-12287 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::12288-12799 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::14848-15359 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 60112 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 60112 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.038778 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.996488 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.239516 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 31933 53.12% 53.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1463 2.43% 55.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 20988 34.91% 90.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 4635 7.71% 98.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 815 1.36% 99.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 185 0.31% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 40 0.07% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 14 0.02% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 10 0.02% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 4 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 3 0.00% 99.96% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::27 2 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 1 0.00% 99.97% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::30 1 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32 1 0.00% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::33 1 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 3 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 2 0.00% 99.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::34 1 0.00% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::35 5 0.01% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36 1 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::37 1 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::38 1 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::39 3 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::41 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::42 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 59878 # Writes before turning the bus around for reads -system.physmem.totQLat 40967898000 # Total ticks spent queuing -system.physmem.totMemAccLat 77866023000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 9839500000 # Total ticks spent in databus transfers -system.physmem.avgQLat 20818.08 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::35 1 0.00% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42 2 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 2 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 60112 # Writes before turning the bus around for reads +system.physmem.totQLat 40612494250 # Total ticks spent queuing +system.physmem.totMemAccLat 77369525500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 9801875000 # Total ticks spent in databus transfers +system.physmem.avgQLat 20716.70 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 39568.08 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 187.17 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 97.04 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 187.29 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 97.04 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 39466.70 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 186.77 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 97.58 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 186.90 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 97.58 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.22 # Data bus utilization in percentage system.physmem.busUtilRead 1.46 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.76 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.10 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.71 # Average write queue length when enqueuing -system.physmem.readRowHits 794560 # Number of row buffer hits during reads -system.physmem.writeRowHits 415972 # Number of row buffer hits during writes -system.physmem.readRowHitRate 40.38 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 40.77 # Row buffer hit rate for writes -system.physmem.avgGap 225087.32 # Average gap between requests -system.physmem.pageHitRate 40.51 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 6515684280 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3555184875 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 7409165400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3239410320 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 43949246640 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 305964835695 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 135337912500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 505971439710 # Total energy per rank (pJ) -system.physmem_0.averagePower 751.948773 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 223158478000 # Time in different power states -system.physmem_0.memoryStateTime::REF 22468940000 # Time in different power states +system.physmem.avgWrQLen 24.87 # Average write queue length when enqueuing +system.physmem.readRowHits 792670 # Number of row buffer hits during reads +system.physmem.writeRowHits 421939 # Number of row buffer hits during writes +system.physmem.readRowHitRate 40.43 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 41.19 # Row buffer hit rate for writes +system.physmem.avgGap 224970.87 # Average gap between requests +system.physmem.pageHitRate 40.70 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 6484688280 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3538272375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 7379814000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3249285840 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 43875505440 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 305078205825 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 135438254250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 505044026010 # Total energy per rank (pJ) +system.physmem_0.averagePower 751.831975 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 223329404750 # Time in different power states +system.physmem_0.memoryStateTime::REF 22431240000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 427253308500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 425992710250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 6922850760 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 3777349125 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 7940244000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3371641200 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 43949246640 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 312976099035 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 129187681500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 508125112260 # Total energy per rank (pJ) -system.physmem_1.averagePower 755.149450 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 212887456750 # Time in different power states -system.physmem_1.memoryStateTime::REF 22468940000 # Time in different power states +system.physmem_1.actEnergy 6896405880 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 3762919875 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 7910526000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3387653280 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 43875505440 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 312108901605 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 129270987000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 507212899080 # Total energy per rank (pJ) +system.physmem_1.averagePower 755.060642 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 213031369750 # Time in different power states +system.physmem_1.memoryStateTime::REF 22431240000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 437523815750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 436288612000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 410709882 # Number of BP lookups -system.cpu.branchPred.condPredicted 318998342 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 16277823 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 282986544 # Number of BTB lookups -system.cpu.branchPred.BTBHits 279468528 # Number of BTB hits +system.cpu.branchPred.lookups 410738673 # Number of BP lookups +system.cpu.branchPred.condPredicted 319032195 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 16276977 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 282876736 # Number of BTB lookups +system.cpu.branchPred.BTBHits 279471264 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 98.756826 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 26379180 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 98.796129 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 26377862 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 17 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 646309229 # DTB read hits -system.cpu.dtb.read_misses 12154225 # DTB read misses +system.cpu.dtb.read_hits 646528255 # DTB read hits +system.cpu.dtb.read_misses 12150594 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 658463454 # DTB read accesses -system.cpu.dtb.write_hits 218201258 # DTB write hits -system.cpu.dtb.write_misses 7510092 # DTB write misses +system.cpu.dtb.read_accesses 658678849 # DTB read accesses +system.cpu.dtb.write_hits 218209856 # DTB write hits +system.cpu.dtb.write_misses 7511426 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 225711350 # DTB write accesses -system.cpu.dtb.data_hits 864510487 # DTB hits -system.cpu.dtb.data_misses 19664317 # DTB misses +system.cpu.dtb.write_accesses 225721282 # DTB write accesses +system.cpu.dtb.data_hits 864738111 # DTB hits +system.cpu.dtb.data_misses 19662020 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 884174804 # DTB accesses -system.cpu.itb.fetch_hits 422619736 # ITB hits -system.cpu.itb.fetch_misses 46 # ITB misses +system.cpu.dtb.data_accesses 884400131 # DTB accesses +system.cpu.itb.fetch_hits 422614397 # ITB hits +system.cpu.itb.fetch_misses 44 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 422619782 # ITB accesses +system.cpu.itb.fetch_accesses 422614441 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -343,139 +350,139 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 29 # Number of system calls -system.cpu.numCycles 1345763040 # number of cpu cycles simulated +system.cpu.numCycles 1343509607 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 433914332 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 3420599858 # Number of instructions fetch has processed -system.cpu.fetch.Branches 410709882 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 305847708 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 888768265 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 46015780 # Number of cycles fetch has spent squashing +system.cpu.fetch.icacheStallCycles 433913722 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 3420789895 # Number of instructions fetch has processed +system.cpu.fetch.Branches 410738673 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 305849126 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 886512749 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 46016020 # Number of cycles fetch has spent squashing system.cpu.fetch.MiscStallCycles 29 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 1748 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 113 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 422619736 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 8427195 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1345692377 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.541888 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.149351 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.PendingTrapStallCycles 1692 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 55 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 422614397 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 8419525 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1343436257 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.546299 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.150257 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 718495980 53.39% 53.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 48031633 3.57% 56.96% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 24393578 1.81% 58.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 45267643 3.36% 62.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 143041045 10.63% 72.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 66223895 4.92% 77.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 43793513 3.25% 80.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 29627313 2.20% 83.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 226817777 16.86% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 716181443 53.31% 53.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 48040729 3.58% 56.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 24412482 1.82% 58.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 45272149 3.37% 62.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 143062816 10.65% 72.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 66221905 4.93% 77.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 43789018 3.26% 80.91% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 29632862 2.21% 83.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 226822853 16.88% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1345692377 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.305187 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.541755 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 355603714 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 406294583 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 525817435 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 34969591 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 23007054 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 62310888 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 895 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3264812656 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 2282 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 23007054 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 373973816 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 212778142 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 7997 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 538797541 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 197127827 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 3181847820 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 1862600 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 20249864 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 150635497 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 31416943 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 2377870821 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 4127617004 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 4127447466 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 169537 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1343436257 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.305721 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.546160 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 355607674 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 404003493 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 525762782 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 35055109 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 23007199 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 62310513 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 875 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3265200378 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 2135 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 23007199 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 373983702 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 211600441 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 6939 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 538809166 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 196028810 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 3182220984 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1833786 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 20271739 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 149993150 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 30859152 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 2378179455 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 4128151916 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 4127979405 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 172510 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1376202963 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 1001667858 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 209 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 206 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 99280769 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 719325488 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 272942348 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 90808423 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 59047660 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2890368727 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 181 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2624396643 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1584497 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 1154325126 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 506084435 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 152 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1345692377 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.950220 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.146970 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 1001976492 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 195 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 195 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 99605318 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 719399499 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 272964536 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 90785513 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 58783416 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2890757443 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 174 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2624793649 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1589988 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 1154713835 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 506306579 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 145 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1343436257 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.953791 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.147325 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 540762104 40.18% 40.18% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 169795677 12.62% 52.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 158437148 11.77% 64.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 149383051 11.10% 75.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 126329288 9.39% 85.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 84501883 6.28% 91.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 68040537 5.06% 96.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 34033784 2.53% 98.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 14408905 1.07% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 538259461 40.07% 40.07% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 170012804 12.66% 52.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 158478310 11.80% 64.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 149374624 11.12% 75.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 126330762 9.40% 85.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 84386661 6.28% 91.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 68107665 5.07% 96.39% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 34089750 2.54% 98.93% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 14396220 1.07% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1345692377 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1343436257 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 13165371 35.79% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 19036657 51.75% 87.53% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 4585623 12.47% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 13176390 35.76% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.76% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 19068779 51.75% 87.51% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 4600766 12.49% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1719509054 65.52% 65.52% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 111 0.00% 65.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1719677353 65.52% 65.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 114 0.00% 65.52% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 896832 0.03% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 17 0.00% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 164 0.00% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 25 0.00% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 24 0.00% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 897887 0.03% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 16 0.00% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 158 0.00% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 22 0.00% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 26 0.00% 65.55% # Type of FU issued system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.55% # Type of FU issued system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.55% # Type of FU issued system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.55% # Type of FU issued @@ -497,84 +504,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.55% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.55% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.55% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.55% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 673114194 25.65% 91.20% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 230876222 8.80% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 673327193 25.65% 91.20% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 230890880 8.80% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2624396643 # Type of FU issued -system.cpu.iq.rate 1.950118 # Inst issue rate -system.cpu.iq.fu_busy_cnt 36787651 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.014018 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 6630876089 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 4043543263 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 2522176401 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 1981722 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 1297099 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 893189 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2660200136 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 984158 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 69569005 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2624793649 # Type of FU issued +system.cpu.iq.rate 1.953684 # Inst issue rate +system.cpu.iq.fu_busy_cnt 36845935 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.014038 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 6629473751 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 4044314699 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 2522399915 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 1985727 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1304235 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 894550 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2660653801 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 985783 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 69567792 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 274729825 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 379855 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 148630 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 112213846 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 274803836 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 379517 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 149864 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 112236034 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 321 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 6130129 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 312 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 6300661 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 23007054 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 150994559 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 20053347 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 3041642230 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 6687101 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 719325488 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 272942348 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 181 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 819254 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 19491023 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 148630 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 10888571 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 8843177 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 19731748 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2578706854 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 658463458 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 45689789 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 23007199 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 150535686 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 19606000 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 3042042837 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 6687461 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 719399499 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 272964536 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 174 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 810054 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 19058140 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 149864 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 10895731 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 8841524 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 19737255 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2579092054 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 658678856 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 45701595 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 151273322 # number of nop insts executed -system.cpu.iew.exec_refs 884174883 # number of memory reference insts executed -system.cpu.iew.exec_branches 315972780 # Number of branches executed -system.cpu.iew.exec_stores 225711425 # Number of stores executed -system.cpu.iew.exec_rate 1.916167 # Inst execution rate -system.cpu.iew.wb_sent 2553063246 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2523069590 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1489308587 # num instructions producing a value -system.cpu.iew.wb_consumers 1920703402 # num instructions consuming a value +system.cpu.iew.exec_nop 151285220 # number of nop insts executed +system.cpu.iew.exec_refs 884400225 # number of memory reference insts executed +system.cpu.iew.exec_branches 315980786 # Number of branches executed +system.cpu.iew.exec_stores 225721369 # Number of stores executed +system.cpu.iew.exec_rate 1.919668 # Inst execution rate +system.cpu.iew.wb_sent 2553280591 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2523294465 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1489396348 # num instructions producing a value +system.cpu.iew.wb_consumers 1920808747 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.874825 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.775397 # average fanout of values written-back +system.cpu.iew.wb_rate 1.878137 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.775401 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 1005912526 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 1006176660 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 29 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 16276987 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1206693157 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.508072 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.543192 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 16276166 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1204408845 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.510932 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.544476 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 717446911 59.46% 59.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 159887401 13.25% 72.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 79830197 6.62% 79.32% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 52027392 4.31% 83.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 28503242 2.36% 85.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 19553290 1.62% 87.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 20023421 1.66% 89.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 23140213 1.92% 91.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 106281090 8.81% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 715098033 59.37% 59.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 159881136 13.27% 72.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 79829015 6.63% 79.28% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 52096588 4.33% 83.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 28578407 2.37% 85.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 19544658 1.62% 87.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 20010855 1.66% 89.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 23112076 1.92% 91.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 106258077 8.82% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1206693157 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1204408845 # Number of insts commited each cycle system.cpu.commit.committedInsts 1819780126 # Number of instructions committed system.cpu.commit.committedOps 1819780126 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -620,340 +627,344 @@ system.cpu.commit.op_class_0::MemWrite 160728502 8.83% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 1819780126 # Class of committed instruction -system.cpu.commit.bw_lim_events 106281090 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 3840325519 # The number of ROB reads -system.cpu.rob.rob_writes 5790523687 # The number of ROB writes -system.cpu.timesIdled 690 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 70663 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 106258077 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 3838328354 # The number of ROB reads +system.cpu.rob.rob_writes 5791077348 # The number of ROB writes +system.cpu.timesIdled 692 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 73350 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1736043781 # Number of Instructions Simulated system.cpu.committedOps 1736043781 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.775190 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.775190 # CPI: Total CPI of All Threads -system.cpu.ipc 1.290007 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.290007 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3468053564 # number of integer regfile reads -system.cpu.int_regfile_writes 2022530151 # number of integer regfile writes -system.cpu.fp_regfile_reads 45442 # number of floating regfile reads -system.cpu.fp_regfile_writes 563 # number of floating regfile writes +system.cpu.cpi 0.773892 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.773892 # CPI: Total CPI of All Threads +system.cpu.ipc 1.292171 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.292171 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3468538615 # number of integer regfile reads +system.cpu.int_regfile_writes 2022734233 # number of integer regfile writes +system.cpu.fp_regfile_reads 46009 # number of floating regfile reads +system.cpu.fp_regfile_writes 540 # number of floating regfile writes system.cpu.misc_regfile_reads 25 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.dcache.tags.replacements 9208756 # number of replacements -system.cpu.dcache.tags.tagsinuse 4087.479772 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 713775439 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9212852 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 77.476056 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 5132407000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4087.479772 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.997920 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.997920 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 9208722 # number of replacements +system.cpu.dcache.tags.tagsinuse 4087.471997 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 713777147 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9212818 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 77.476527 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 5130746500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4087.471997 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.997918 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.997918 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 697 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 2970 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 709 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 2958 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 425 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 4 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1472909430 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1472909430 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 558274718 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 558274718 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 155500717 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 155500717 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 4 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 4 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 713775435 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 713775435 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 713775435 # number of overall hits -system.cpu.dcache.overall_hits::total 713775435 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 12845064 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 12845064 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 5227785 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 5227785 # number of WriteReq misses +system.cpu.dcache.tags.tag_accesses 1473023486 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1473023486 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 558278644 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 558278644 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 155498498 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 155498498 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 5 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 5 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 713777142 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 713777142 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 713777142 # number of overall hits +system.cpu.dcache.overall_hits::total 713777142 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 12898182 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 12898182 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 5230004 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 5230004 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 18072849 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 18072849 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 18072849 # number of overall misses -system.cpu.dcache.overall_misses::total 18072849 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 414536288750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 414536288750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 316664843212 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 316664843212 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 18128186 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 18128186 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 18128186 # number of overall misses +system.cpu.dcache.overall_misses::total 18128186 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 411532558500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 411532558500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 315240579886 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 315240579886 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 72500 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 72500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 731201131962 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 731201131962 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 731201131962 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 731201131962 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 571119782 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 571119782 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 726773138386 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 726773138386 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 726773138386 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 726773138386 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 571176826 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 571176826 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 5 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 731848284 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 731848284 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 731848284 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 731848284 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.022491 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.022491 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032526 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.032526 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.200000 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.200000 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.024695 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.024695 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.024695 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.024695 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32272.029844 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 32272.029844 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60573.425114 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 60573.425114 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 6 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 6 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 731905328 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 731905328 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 731905328 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 731905328 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.022582 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.022582 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032539 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.032539 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.166667 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.166667 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.024768 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.024768 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.024768 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.024768 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31906.245275 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 31906.245275 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60275.399385 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 60275.399385 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72500 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72500 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 40458.542644 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 40458.542644 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 40458.542644 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 40458.542644 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 15275634 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 9588635 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1068737 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 67992 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 14.293165 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 141.025930 # average number of cycles each access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 40090.781195 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 40090.781195 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 40090.781195 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 40090.781195 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 15662934 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 9568706 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1102908 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 67982 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 14.201487 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 140.753523 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3742849 # number of writebacks -system.cpu.dcache.writebacks::total 3742849 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5511228 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 5511228 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3348770 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 3348770 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 8859998 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 8859998 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 8859998 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 8859998 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333836 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 7333836 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1879015 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1879015 # number of WriteReq MSHR misses +system.cpu.dcache.writebacks::writebacks 3728522 # number of writebacks +system.cpu.dcache.writebacks::total 3728522 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5564399 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 5564399 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3350970 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 3350970 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 8915369 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 8915369 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 8915369 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 8915369 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333783 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 7333783 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1879034 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1879034 # number of WriteReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 9212851 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 9212851 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9212851 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9212851 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 180521790750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 180521790750 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83364623703 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 83364623703 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 71000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 71000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 263886414453 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 263886414453 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 263886414453 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 263886414453 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.012841 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.012841 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 9212817 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 9212817 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9212817 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9212817 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183008143000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 183008143000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84351384400 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 84351384400 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 71500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 71500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 267359527400 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 267359527400 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 267359527400 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 267359527400 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.012840 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.012840 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011691 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011691 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.200000 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.200000 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012588 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.012588 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012588 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.012588 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24614.920589 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24614.920589 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44366.129969 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44366.129969 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 71000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28643.295594 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 28643.295594 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28643.295594 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 28643.295594 # average overall mshr miss latency +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.166667 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.166667 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012587 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.012587 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012587 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.012587 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24954.125722 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24954.125722 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44890.823902 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44890.823902 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 71500 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71500 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29020.388378 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 29020.388378 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29020.388378 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 29020.388378 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 1 # number of replacements -system.cpu.icache.tags.tagsinuse 773.497223 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 422618194 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 774.831914 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 422612882 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 975 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 433454.557949 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 433449.109744 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 773.497223 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.377684 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.377684 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 774.831914 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.378336 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.378336 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 974 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 906 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 909 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.475586 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 845240447 # Number of tag accesses -system.cpu.icache.tags.data_accesses 845240447 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 422618194 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 422618194 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 422618194 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 422618194 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 422618194 # number of overall hits -system.cpu.icache.overall_hits::total 422618194 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1542 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1542 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1542 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1542 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1542 # number of overall misses -system.cpu.icache.overall_misses::total 1542 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 116278500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 116278500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 116278500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 116278500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 116278500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 116278500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 422619736 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 422619736 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 422619736 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 422619736 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 422619736 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 422619736 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 845229769 # Number of tag accesses +system.cpu.icache.tags.data_accesses 845229769 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 422612882 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 422612882 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 422612882 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 422612882 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 422612882 # number of overall hits +system.cpu.icache.overall_hits::total 422612882 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1515 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1515 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1515 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1515 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1515 # number of overall misses +system.cpu.icache.overall_misses::total 1515 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 116523500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 116523500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 116523500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 116523500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 116523500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 116523500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 422614397 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 422614397 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 422614397 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 422614397 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 422614397 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 422614397 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75407.587549 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 75407.587549 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75407.587549 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 75407.587549 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75407.587549 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 75407.587549 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 435 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76913.201320 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 76913.201320 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 76913.201320 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 76913.201320 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 76913.201320 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 76913.201320 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 961 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 8 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 62.142857 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 120.125000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 567 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 567 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 567 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 567 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 567 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 567 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 540 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 540 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 540 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 540 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 540 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 540 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 975 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 975 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 975 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 975 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 975 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 975 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 79199000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 79199000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 79199000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 79199000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 79199000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 79199000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 82864500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 82864500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 82864500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 82864500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 82864500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 82864500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81229.743590 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81229.743590 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81229.743590 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 81229.743590 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81229.743590 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 81229.743590 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84989.230769 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84989.230769 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84989.230769 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 84989.230769 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84989.230769 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 84989.230769 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1936457 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31413.219008 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 9110872 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1966244 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.633643 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 28158140750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 14523.555801 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.886283 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 16862.776924 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.443224 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000821 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.514611 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.958655 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 29787 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 157 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 973 # Occupied blocks per task id +system.cpu.l2cache.tags.replacements 1929005 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31411.908280 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14583396 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1958793 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.445093 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 28154888000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 14369.814431 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.748786 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 17015.345063 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.438532 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000816 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.519267 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.958615 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 29788 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 159 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 974 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 615 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 17524 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 10518 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909027 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 107498682 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 107498682 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.data 6136947 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6136947 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3742849 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3742849 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1107709 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1107709 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.data 7244656 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7244656 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.data 7244656 # number of overall hits -system.cpu.l2cache.overall_hits::total 7244656 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 975 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1196875 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1197850 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 771321 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 771321 # number of ReadExReq misses +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 17485 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 10555 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909058 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 151217969 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 151217969 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 3728522 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3728522 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1106786 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1106786 # number of ReadExReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6145298 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6145298 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.data 7252084 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7252084 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.data 7252084 # number of overall hits +system.cpu.l2cache.overall_hits::total 7252084 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 772262 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 772262 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 975 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 975 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1188472 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 1188472 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 975 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1968196 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1969171 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1960734 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1961709 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 975 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1968196 # number of overall misses -system.cpu.l2cache.overall_misses::total 1969171 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 78215000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 107761725750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 107839940750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 69308457750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 69308457750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 78215000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 177070183500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 177148398500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 78215000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 177070183500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 177148398500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 975 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7333822 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7334797 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3742849 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3742849 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1879030 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1879030 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1960734 # number of overall misses +system.cpu.l2cache.overall_misses::total 1961709 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 69352569000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 69352569000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 81396500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 81396500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 106533689500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 106533689500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 81396500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 175886258500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 175967655000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 81396500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 175886258500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 175967655000 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 3728522 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3728522 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1879048 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1879048 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 975 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 975 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7333770 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7333770 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 975 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9212852 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9213827 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9212818 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9213793 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 975 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9212852 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9213827 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163199 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.163311 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.410489 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.410489 # miss rate for ReadExReq accesses +system.cpu.l2cache.overall_accesses::cpu.data 9212818 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9213793 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.410986 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.410986 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.162055 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.162055 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.213636 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.213719 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.212827 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.212910 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.213636 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.213719 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80220.512821 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 90035.906632 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 90027.917310 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 89856.827119 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 89856.827119 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80220.512821 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89965.726737 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 89960.901567 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80220.512821 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89965.726737 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 89960.901567 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.212827 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.212910 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 89804.456260 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 89804.456260 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 83483.589744 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 83483.589744 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 89639.208580 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 89639.208580 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83483.589744 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89704.293647 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 89701.201860 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83483.589744 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89704.293647 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 89701.201860 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -962,105 +973,116 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1020253 # number of writebacks -system.cpu.l2cache.writebacks::total 1020253 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 975 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1196875 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1197850 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 771321 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 771321 # number of ReadExReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 1024254 # number of writebacks +system.cpu.l2cache.writebacks::total 1024254 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 241 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 241 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 772262 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 772262 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 975 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 975 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1188472 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1188472 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 975 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1968196 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1969171 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1960734 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1961709 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 975 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1968196 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1969171 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 66029500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 92659024750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 92725054250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 59593481750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 59593481750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 66029500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 152252506500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 152318536000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 66029500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 152252506500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 152318536000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163199 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163311 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.410489 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.410489 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1960734 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1961709 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 61629949000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 61629949000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 71646500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 71646500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 94648969500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 94648969500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 71646500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 156278918500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 156350565000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 71646500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 156278918500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 156350565000 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.410986 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.410986 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.162055 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.162055 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.213636 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.213719 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.212827 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.212910 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.213636 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.213719 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67722.564103 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 77417.461932 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 77409.570689 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77261.583374 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77261.583374 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67722.564103 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77356.374314 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77351.604305 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67722.564103 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77356.374314 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77351.604305 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.212827 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.212910 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79804.456260 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79804.456260 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73483.589744 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73483.589744 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79639.208580 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79639.208580 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73483.589744 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 79704.293647 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 79701.201860 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73483.589744 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 79704.293647 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 79701.201860 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7334797 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 7334797 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3742849 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1879030 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1879030 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1950 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22168553 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 22170503 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadResp 7334745 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 4752776 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6384952 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1879048 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1879048 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 975 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7333770 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1951 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27634358 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27636309 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 62400 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 829164864 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 829227264 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12956676 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 828245760 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 828308160 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1929005 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 20351521 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.094784 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.292917 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12956676 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18422516 90.52% 90.52% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1929005 9.48% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12956676 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10221187000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 1.5 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1642000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 20351521 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12939780000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 1.9 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1462500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 14136511250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 13819227000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.1 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1197850 # Transaction distribution -system.membus.trans_dist::ReadResp 1197850 # Transaction distribution -system.membus.trans_dist::Writeback 1020253 # Transaction distribution -system.membus.trans_dist::ReadExReq 771321 # Transaction distribution -system.membus.trans_dist::ReadExResp 771321 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4958595 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4958595 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 191323136 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 191323136 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 1189447 # Transaction distribution +system.membus.trans_dist::Writeback 1024254 # Transaction distribution +system.membus.trans_dist::CleanEvict 903687 # Transaction distribution +system.membus.trans_dist::ReadExReq 772262 # Transaction distribution +system.membus.trans_dist::ReadExResp 772262 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1189447 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5851359 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5851359 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 191101632 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 191101632 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 2989424 # Request fanout histogram +system.membus.snoop_fanout::samples 3889650 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2989424 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3889650 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 2989424 # Request fanout histogram -system.membus.reqLayer0.occupancy 7771933000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 1.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 10726595500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3889650 # Request fanout histogram +system.membus.reqLayer0.occupancy 8475841500 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 1.3 # Layer utilization (%) +system.membus.respLayer1.occupancy 10684260000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.6 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt index 6346aa78f..018ebe8b0 100644 --- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt @@ -1,41 +1,41 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.623365 # Number of seconds simulated -sim_ticks 2623365440500 # Number of ticks simulated -final_tick 2623365440500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.623057 # Number of seconds simulated +sim_ticks 2623057163500 # Number of ticks simulated +final_tick 2623057163500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1411989 # Simulator instruction rate (inst/s) -host_op_rate 1411989 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2035500124 # Simulator tick rate (ticks/s) -host_mem_usage 294160 # Number of bytes of host memory used -host_seconds 1288.81 # Real time elapsed on the host +host_inst_rate 1251674 # Simulator instruction rate (inst/s) +host_op_rate 1251674 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1804181213 # Simulator tick rate (ticks/s) +host_mem_usage 294596 # Number of bytes of host memory used +host_seconds 1453.88 # Real time elapsed on the host sim_insts 1819780127 # Number of instructions simulated sim_ops 1819780127 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 51328 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125367104 # Number of bytes read from this memory -system.physmem.bytes_read::total 125418432 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124892160 # Number of bytes read from this memory +system.physmem.bytes_read::total 124943488 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 51328 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 51328 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 65156928 # Number of bytes written to this memory -system.physmem.bytes_written::total 65156928 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 65405568 # Number of bytes written to this memory +system.physmem.bytes_written::total 65405568 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 802 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1958861 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1959663 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1018077 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1018077 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 19566 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 47788654 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 47808220 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 19566 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 19566 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 24837153 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 24837153 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 24837153 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 19566 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 47788654 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 72645373 # Total bandwidth to/from this memory (bytes/s) +system.physmem.num_reads::cpu.data 1951440 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1952242 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1021962 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1021962 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 19568 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 47613206 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 47632774 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 19568 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 19568 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 24934862 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 24934862 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 24934862 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 19568 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 47613206 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 72567635 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses @@ -70,7 +70,7 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 29 # Number of system calls -system.cpu.numCycles 5246730881 # number of cpu cycles simulated +system.cpu.numCycles 5246114327 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1819780127 # Number of instructions committed @@ -89,7 +89,7 @@ system.cpu.num_mem_refs 611922547 # nu system.cpu.num_load_insts 449492741 # Number of load instructions system.cpu.num_store_insts 162429806 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 5246730881 # Number of busy cycles +system.cpu.num_busy_cycles 5246114327 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.Branches 214632552 # Number of branches fetched @@ -129,14 +129,14 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 1826378509 # Class of executed instruction system.cpu.dcache.tags.replacements 9107638 # number of replacements -system.cpu.dcache.tags.tagsinuse 4079.262739 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 4079.260769 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 596212431 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 9111734 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 65.433476 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 40977437000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4079.262739 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.995914 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.995914 # Average percentage of cache occupancy +system.cpu.dcache.tags.warmup_cycle 40977438500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4079.260769 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.995913 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.995913 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 74 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 1237 # Occupied blocks per task id @@ -162,14 +162,14 @@ system.cpu.dcache.demand_misses::cpu.data 9111734 # n system.cpu.dcache.demand_misses::total 9111734 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 9111734 # number of overall misses system.cpu.dcache.overall_misses::total 9111734 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 143355355000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 143355355000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 57375808000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 57375808000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 200731163000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 200731163000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 200731163000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 200731163000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 143001525000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 143001525000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 57421337000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 57421337000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 200422862000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 200422862000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 200422862000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 200422862000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 444595663 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 444595663 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 160728502 # number of WriteReq accesses(hits+misses) @@ -186,14 +186,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.015053 system.cpu.dcache.demand_miss_rate::total 0.015053 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.015053 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.015053 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19848.675941 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 19848.675941 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30368.496602 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 30368.496602 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 22029.963013 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 22029.963013 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 22029.963013 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 22029.963013 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19799.685396 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 19799.685396 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30392.594690 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 30392.594690 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 21996.127411 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 21996.127411 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 21996.127411 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 21996.127411 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -202,8 +202,8 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3693497 # number of writebacks -system.cpu.dcache.writebacks::total 3693497 # number of writebacks +system.cpu.dcache.writebacks::writebacks 3679426 # number of writebacks +system.cpu.dcache.writebacks::total 3679426 # number of writebacks system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7222414 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 7222414 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889320 # number of WriteReq MSHR misses @@ -212,14 +212,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 9111734 system.cpu.dcache.demand_mshr_misses::total 9111734 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 9111734 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 9111734 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 132521734000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 132521734000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 54541828000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 54541828000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 187063562000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 187063562000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 187063562000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 187063562000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 135779111000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 135779111000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 55532017000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 55532017000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191311128000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 191311128000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 191311128000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 191311128000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016245 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016245 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011755 # mshr miss rate for WriteReq accesses @@ -228,24 +228,24 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.015053 system.cpu.dcache.demand_mshr_miss_rate::total 0.015053 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.015053 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.015053 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18348.675941 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18348.675941 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28868.496602 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28868.496602 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20529.963013 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20529.963013 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20529.963013 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20529.963013 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18799.685396 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18799.685396 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29392.594690 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29392.594690 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20996.127411 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20996.127411 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20996.127411 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20996.127411 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 1 # number of replacements -system.cpu.icache.tags.tagsinuse 612.458786 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 612.447387 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1826377708 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 802 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 2277278.937656 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 612.458786 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.299052 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.299052 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 612.447387 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.299047 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.299047 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 801 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 71 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 730 # Occupied blocks per task id @@ -264,12 +264,12 @@ system.cpu.icache.demand_misses::cpu.inst 802 # n system.cpu.icache.demand_misses::total 802 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 802 # number of overall misses system.cpu.icache.overall_misses::total 802 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 44139500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 44139500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 44139500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 44139500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 44139500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 44139500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 44163500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 44163500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 44163500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 44163500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 44163500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 44163500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1826378510 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1826378510 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1826378510 # number of demand (read+write) accesses @@ -282,12 +282,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55036.783042 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 55036.783042 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 55036.783042 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 55036.783042 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 55036.783042 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 55036.783042 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55066.708229 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 55066.708229 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 55066.708229 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 55066.708229 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 55066.708229 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 55066.708229 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -302,114 +302,119 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 802 system.cpu.icache.demand_mshr_misses::total 802 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 802 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 802 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 42936500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 42936500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 42936500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 42936500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 42936500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 42936500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 43361500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 43361500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 43361500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 43361500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 43361500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 43361500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53536.783042 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53536.783042 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53536.783042 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 53536.783042 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53536.783042 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 53536.783042 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54066.708229 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54066.708229 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54066.708229 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 54066.708229 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54066.708229 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 54066.708229 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1926937 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30535.253333 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8959453 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1956729 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.578791 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 218167126000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 15221.864156 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 39.064589 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 15274.324589 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.464534 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001192 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.466135 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.931862 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 1919524 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30534.757407 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14380256 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1949316 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.377078 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 218167130000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 15101.273798 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 38.972607 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 15394.511002 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.460854 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001189 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.469803 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.931847 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29792 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 156 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 20 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1060 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1253 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27303 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1062 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1254 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27300 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909180 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 106294313 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 106294313 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.data 6044854 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6044854 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3693497 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3693497 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1108019 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1108019 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.data 7152873 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7152873 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.data 7152873 # number of overall hits -system.cpu.l2cache.overall_hits::total 7152873 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 802 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1177560 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1178362 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 781301 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 781301 # number of ReadExReq misses +system.cpu.l2cache.tags.tag_accesses 149600036 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 149600036 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 3679426 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3679426 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1106935 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1106935 # number of ReadExReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6053359 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6053359 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.data 7160294 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7160294 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.data 7160294 # number of overall hits +system.cpu.l2cache.overall_hits::total 7160294 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 782385 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 782385 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 802 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 802 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1169055 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 1169055 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 802 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1958861 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1959663 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1951440 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1952242 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 802 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1958861 # number of overall misses -system.cpu.l2cache.overall_misses::total 1959663 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 42134500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 61828353000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 61870487500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41018308500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 41018308500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 42134500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 102846661500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 102888796000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 42134500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 102846661500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 102888796000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 802 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7222414 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7223216 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3693497 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3693497 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1951440 # number of overall misses +system.cpu.l2cache.overall_misses::total 1952242 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41075219500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 41075219500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 42150500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 42150500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 61385220500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 61385220500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 42150500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 102460440000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 102502590500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 42150500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 102460440000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 102502590500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 3679426 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3679426 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889320 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1889320 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 802 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 802 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7222414 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7222414 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 802 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 9111734 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 9112536 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 802 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 9111734 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 9112536 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163042 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.163135 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413536 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.413536 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.414109 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.414109 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.161865 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.161865 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.214982 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.215051 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.214168 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.214237 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.214982 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.215051 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52536.783042 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52505.479976 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52505.501281 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.007679 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.007679 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52536.783042 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52503.297324 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52503.311028 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52536.783042 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52503.297324 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52503.311028 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.214168 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.214237 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.008947 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.008947 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52556.733167 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52556.733167 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52508.411067 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52508.411067 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52556.733167 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52505.042430 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52505.063665 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52556.733167 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52505.042430 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52505.063665 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -418,105 +423,116 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1018077 # number of writebacks -system.cpu.l2cache.writebacks::total 1018077 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 802 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1177560 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1178362 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 781301 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 781301 # number of ReadExReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 1021962 # number of writebacks +system.cpu.l2cache.writebacks::total 1021962 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 243 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 243 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 782385 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 782385 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 802 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 802 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1169055 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1169055 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 802 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1958861 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1959663 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1951440 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1952242 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 802 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1958861 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1959663 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 32510000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 47697633000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 47730143000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31642696500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31642696500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 32510000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 79340329500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 79372839500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 32510000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 79340329500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 79372839500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163042 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163135 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413536 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413536 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1951440 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1952242 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 33251369500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 33251369500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 34130500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 34130500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 49694670500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 49694670500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 34130500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 82946040000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 82980170500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 34130500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 82946040000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 82980170500 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.414109 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.414109 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.161865 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.161865 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214982 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.215051 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214168 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.214237 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214982 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.215051 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40536.159601 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40505.479976 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40505.500856 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40500.007679 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40500.007679 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40536.159601 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40503.297324 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40503.310773 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40536.159601 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40503.297324 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40503.310773 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214168 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.214237 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42500.008947 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42500.008947 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42556.733167 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42556.733167 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42508.411067 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42508.411067 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42556.733167 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42505.042430 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42505.063665 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42556.733167 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42505.042430 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42505.063665 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7223216 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 7223216 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3693497 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 4701388 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6325775 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1889320 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1889320 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1604 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21916965 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 21918569 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadCleanReq 802 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7222414 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1605 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27331106 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27332711 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 51328 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819534784 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 819586112 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12806033 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 818634240 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 818685568 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1919524 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 20139699 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.095310 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.293643 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12806033 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18220175 90.47% 90.47% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1919524 9.53% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12806033 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10096513500 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.4 # Layer utilization (%) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 20139699 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12789513500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 1203000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 13667601000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1178362 # Transaction distribution -system.membus.trans_dist::ReadResp 1178362 # Transaction distribution -system.membus.trans_dist::Writeback 1018077 # Transaction distribution -system.membus.trans_dist::ReadExReq 781301 # Transaction distribution -system.membus.trans_dist::ReadExResp 781301 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4937403 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4937403 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190575360 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 190575360 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 1169857 # Transaction distribution +system.membus.trans_dist::Writeback 1021962 # Transaction distribution +system.membus.trans_dist::CleanEvict 896683 # Transaction distribution +system.membus.trans_dist::ReadExReq 782385 # Transaction distribution +system.membus.trans_dist::ReadExResp 782385 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1169857 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5823129 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5823129 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190349056 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 190349056 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 2977740 # Request fanout histogram +system.membus.snoop_fanout::samples 3872712 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2977740 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3872712 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 2977740 # Request fanout histogram -system.membus.reqLayer0.occupancy 7156873500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3872712 # Request fanout histogram +system.membus.reqLayer0.occupancy 7960873524 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 9798315500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 9761522024 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.4 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt index fd798006f..27ca4a2ca 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.119236 # Number of seconds simulated -sim_ticks 1119236001500 # Number of ticks simulated -final_tick 1119236001500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.117365 # Number of seconds simulated +sim_ticks 1117365374500 # Number of ticks simulated +final_tick 1117365374500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 240571 # Simulator instruction rate (inst/s) -host_op_rate 259178 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 174324523 # Simulator tick rate (ticks/s) -host_mem_usage 314620 # Number of bytes of host memory used -host_seconds 6420.42 # Real time elapsed on the host +host_inst_rate 236504 # Simulator instruction rate (inst/s) +host_op_rate 254797 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 171091237 # Simulator tick rate (ticks/s) +host_mem_usage 314716 # Number of bytes of host memory used +host_seconds 6530.82 # Real time elapsed on the host sim_insts 1544563088 # Number of instructions simulated sim_ops 1664032481 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 50432 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 131457472 # Number of bytes read from this memory -system.physmem.bytes_read::total 131507904 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 50432 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 50432 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 66959680 # Number of bytes written to this memory -system.physmem.bytes_written::total 66959680 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 788 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 2054023 # Number of read requests responded to by this memory -system.physmem.num_reads::total 2054811 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1046245 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1046245 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 45059 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 117452862 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 117497922 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 45059 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 45059 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 59826239 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 59826239 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 59826239 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 45059 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 117452862 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 177324160 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 2054811 # Number of read requests accepted -system.physmem.writeReqs 1046245 # Number of write requests accepted -system.physmem.readBursts 2054811 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1046245 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 131422592 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 85312 # Total number of bytes read from write queue -system.physmem.bytesWritten 66958080 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 131507904 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 66959680 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 1333 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 50752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 130973248 # Number of bytes read from this memory +system.physmem.bytes_read::total 131024000 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 50752 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 50752 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 67225152 # Number of bytes written to this memory +system.physmem.bytes_written::total 67225152 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 793 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 2046457 # Number of read requests responded to by this memory +system.physmem.num_reads::total 2047250 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1050393 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1050393 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 45421 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 117216133 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 117261554 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 45421 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 45421 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 60163984 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 60163984 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 60163984 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 45421 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 117216133 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 177425537 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 2047250 # Number of read requests accepted +system.physmem.writeReqs 1050393 # Number of write requests accepted +system.physmem.readBursts 2047250 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1050393 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 130939136 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 84864 # Total number of bytes read from write queue +system.physmem.bytesWritten 67223488 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 131024000 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 67225152 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1326 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 127863 # Per bank write bursts -system.physmem.perBankRdBursts::1 125217 # Per bank write bursts -system.physmem.perBankRdBursts::2 122173 # Per bank write bursts -system.physmem.perBankRdBursts::3 124176 # Per bank write bursts -system.physmem.perBankRdBursts::4 123271 # Per bank write bursts -system.physmem.perBankRdBursts::5 123280 # Per bank write bursts -system.physmem.perBankRdBursts::6 123668 # Per bank write bursts -system.physmem.perBankRdBursts::7 124134 # Per bank write bursts -system.physmem.perBankRdBursts::8 131770 # Per bank write bursts -system.physmem.perBankRdBursts::9 134069 # Per bank write bursts -system.physmem.perBankRdBursts::10 132400 # Per bank write bursts -system.physmem.perBankRdBursts::11 133571 # Per bank write bursts -system.physmem.perBankRdBursts::12 133882 # Per bank write bursts -system.physmem.perBankRdBursts::13 133894 # Per bank write bursts -system.physmem.perBankRdBursts::14 129882 # Per bank write bursts -system.physmem.perBankRdBursts::15 130228 # Per bank write bursts -system.physmem.perBankWrBursts::0 65769 # Per bank write bursts -system.physmem.perBankWrBursts::1 64155 # Per bank write bursts -system.physmem.perBankWrBursts::2 62373 # Per bank write bursts -system.physmem.perBankWrBursts::3 62858 # Per bank write bursts -system.physmem.perBankWrBursts::4 62829 # Per bank write bursts -system.physmem.perBankWrBursts::5 62965 # Per bank write bursts -system.physmem.perBankWrBursts::6 64230 # Per bank write bursts -system.physmem.perBankWrBursts::7 65234 # Per bank write bursts -system.physmem.perBankWrBursts::8 67002 # Per bank write bursts -system.physmem.perBankWrBursts::9 67576 # Per bank write bursts -system.physmem.perBankWrBursts::10 67286 # Per bank write bursts -system.physmem.perBankWrBursts::11 67640 # Per bank write bursts -system.physmem.perBankWrBursts::12 67022 # Per bank write bursts -system.physmem.perBankWrBursts::13 67467 # Per bank write bursts -system.physmem.perBankWrBursts::14 66208 # Per bank write bursts -system.physmem.perBankWrBursts::15 65606 # Per bank write bursts +system.physmem.perBankRdBursts::0 127156 # Per bank write bursts +system.physmem.perBankRdBursts::1 124552 # Per bank write bursts +system.physmem.perBankRdBursts::2 121687 # Per bank write bursts +system.physmem.perBankRdBursts::3 123679 # Per bank write bursts +system.physmem.perBankRdBursts::4 122821 # Per bank write bursts +system.physmem.perBankRdBursts::5 122785 # Per bank write bursts +system.physmem.perBankRdBursts::6 123231 # Per bank write bursts +system.physmem.perBankRdBursts::7 123758 # Per bank write bursts +system.physmem.perBankRdBursts::8 131446 # Per bank write bursts +system.physmem.perBankRdBursts::9 133531 # Per bank write bursts +system.physmem.perBankRdBursts::10 132174 # Per bank write bursts +system.physmem.perBankRdBursts::11 133285 # Per bank write bursts +system.physmem.perBankRdBursts::12 133312 # Per bank write bursts +system.physmem.perBankRdBursts::13 133367 # Per bank write bursts +system.physmem.perBankRdBursts::14 129415 # Per bank write bursts +system.physmem.perBankRdBursts::15 129725 # Per bank write bursts +system.physmem.perBankWrBursts::0 66071 # Per bank write bursts +system.physmem.perBankWrBursts::1 64336 # Per bank write bursts +system.physmem.perBankWrBursts::2 62582 # Per bank write bursts +system.physmem.perBankWrBursts::3 63010 # Per bank write bursts +system.physmem.perBankWrBursts::4 63074 # Per bank write bursts +system.physmem.perBankWrBursts::5 63174 # Per bank write bursts +system.physmem.perBankWrBursts::6 64441 # Per bank write bursts +system.physmem.perBankWrBursts::7 65447 # Per bank write bursts +system.physmem.perBankWrBursts::8 67324 # Per bank write bursts +system.physmem.perBankWrBursts::9 67820 # Per bank write bursts +system.physmem.perBankWrBursts::10 67591 # Per bank write bursts +system.physmem.perBankWrBursts::11 67884 # Per bank write bursts +system.physmem.perBankWrBursts::12 67359 # Per bank write bursts +system.physmem.perBankWrBursts::13 67795 # Per bank write bursts +system.physmem.perBankWrBursts::14 66531 # Per bank write bursts +system.physmem.perBankWrBursts::15 65928 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 1119235907000 # Total gap between requests +system.physmem.totGap 1117365281000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 2054811 # Read request sizes (log2) +system.physmem.readPktSize::6 2047250 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1046245 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1925781 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 127679 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1050393 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1917221 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 128684 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 19 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,29 +144,29 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 32244 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 33494 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 56963 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 61003 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 61383 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 61457 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 61389 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 61438 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 61514 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 61512 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 61526 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 61507 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 62283 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 61797 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 61801 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 62618 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 61214 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 60967 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 97 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 13 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 32675 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 33900 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 56925 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 61237 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 61674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 61693 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 61618 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 61674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 61673 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 61702 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 61770 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 61700 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 62209 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 62635 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 62095 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 62596 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 61333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 61164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 86 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see @@ -193,108 +193,106 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1918760 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 103.389572 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 81.724365 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 124.748032 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 1494097 77.87% 77.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 305195 15.91% 93.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 52958 2.76% 96.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 21140 1.10% 97.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 13031 0.68% 98.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 7420 0.39% 98.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 5500 0.29% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 5087 0.27% 99.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 14332 0.75% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1918760 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 60963 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 33.636353 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 160.963797 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 60925 99.94% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 12 0.02% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2048-3071 11 0.02% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 1911200 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 103.683951 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 81.827915 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 125.443095 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 1486351 77.77% 77.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 305207 15.97% 93.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 52508 2.75% 96.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 21149 1.11% 97.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 13340 0.70% 98.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 7581 0.40% 98.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 5505 0.29% 98.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 5122 0.27% 99.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 14437 0.76% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1911200 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 61162 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 33.403649 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 159.275472 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 61115 99.92% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 22 0.04% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 12 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3072-4095 5 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::9216-10239 2 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::14336-15359 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::15360-16383 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 60963 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 60963 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.161557 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.126473 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.099462 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 27343 44.85% 44.85% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1128 1.85% 46.70% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 28298 46.42% 93.12% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3779 6.20% 99.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 354 0.58% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 49 0.08% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 6 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 2 0.00% 99.99% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 61162 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 61162 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.173523 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.138356 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.100510 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 27168 44.42% 44.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1036 1.69% 46.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 28675 46.88% 93.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 3829 6.26% 99.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 390 0.64% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 50 0.08% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 9 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 3 0.00% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::25 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::27 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 60963 # Writes before turning the bus around for reads -system.physmem.totQLat 38392697500 # Total ticks spent queuing -system.physmem.totMemAccLat 76895410000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 10267390000 # Total ticks spent in databus transfers -system.physmem.avgQLat 18696.43 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::total 61162 # Writes before turning the bus around for reads +system.physmem.totQLat 38200049000 # Total ticks spent queuing +system.physmem.totMemAccLat 76561124000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 10229620000 # Total ticks spent in databus transfers +system.physmem.avgQLat 18671.29 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 37446.43 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 117.42 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 59.82 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 117.50 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 59.83 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 37421.29 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 117.19 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 60.16 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 117.26 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 60.16 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 1.38 # Data bus utilization in percentage +system.physmem.busUtil 1.39 # Data bus utilization in percentage system.physmem.busUtilRead 0.92 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.47 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.22 # Average write queue length when enqueuing -system.physmem.readRowHits 774740 # Number of row buffer hits during reads -system.physmem.writeRowHits 406194 # Number of row buffer hits during writes -system.physmem.readRowHitRate 37.73 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 38.82 # Row buffer hit rate for writes -system.physmem.avgGap 360920.90 # Average gap between requests -system.physmem.pageHitRate 38.10 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 7079751000 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3862959375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 7751413800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3307476240 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 73102957200 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 422173404720 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 301213311750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 818491274085 # Total energy per rank (pJ) -system.physmem_0.averagePower 731.295434 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 498371051250 # Time in different power states -system.physmem_0.memoryStateTime::REF 37373700000 # Time in different power states +system.physmem.avgWrQLen 24.71 # Average write queue length when enqueuing +system.physmem.readRowHits 773325 # Number of row buffer hits during reads +system.physmem.writeRowHits 411756 # Number of row buffer hits during writes +system.physmem.readRowHitRate 37.80 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 39.20 # Row buffer hit rate for writes +system.physmem.avgGap 360714.67 # Average gap between requests +system.physmem.pageHitRate 38.27 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 7043954400 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3843427500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 7719106200 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3318634800 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 72980394240 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 421878506670 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 300346094250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 817130118060 # Total energy per rank (pJ) +system.physmem_0.averagePower 731.305386 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 496942671500 # Time in different power states +system.physmem_0.memoryStateTime::REF 37311040000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 583490028750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 583108431500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 7426074600 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 4051925625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 8265605400 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3472029360 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 73102957200 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 430406880300 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 293990964750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 820716437235 # Total energy per rank (pJ) -system.physmem_1.averagePower 733.283545 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 486308465000 # Time in different power states -system.physmem_1.memoryStateTime::REF 37373700000 # Time in different power states +system.physmem_1.actEnergy 7404702480 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 4040264250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 8238734400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3487743360 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 72980394240 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 429447905460 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 293706270750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 819306014940 # Total energy per rank (pJ) +system.physmem_1.averagePower 733.252744 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 485853174500 # Time in different power states +system.physmem_1.memoryStateTime::REF 37311040000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 595553667000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 594197830000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 239764270 # Number of BP lookups -system.cpu.branchPred.condPredicted 186476421 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 14595676 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 130796554 # Number of BTB lookups -system.cpu.branchPred.BTBHits 122091083 # Number of BTB hits +system.cpu.branchPred.lookups 239770012 # Number of BP lookups +system.cpu.branchPred.condPredicted 186474623 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 14592511 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 129773424 # Number of BTB lookups +system.cpu.branchPred.BTBHits 122091028 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 93.344266 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 15654091 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 94.080147 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 15653619 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 15 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -414,68 +412,68 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 2238472003 # number of cpu cycles simulated +system.cpu.numCycles 2234730749 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1544563088 # Number of instructions committed system.cpu.committedOps 1664032481 # Number of ops (including micro ops) committed -system.cpu.discardedOps 41626992 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 41613452 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.449259 # CPI: cycles per instruction -system.cpu.ipc 0.690008 # IPC: instructions per cycle -system.cpu.tickCycles 1834950604 # Number of cycles that the object actually ticked -system.cpu.idleCycles 403521399 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 9221835 # number of replacements -system.cpu.dcache.tags.tagsinuse 4085.627405 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 624240644 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9225931 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 67.661534 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 9809256250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4085.627405 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.997468 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.997468 # Average percentage of cache occupancy +system.cpu.cpi 1.446837 # CPI: cycles per instruction +system.cpu.ipc 0.691163 # IPC: instructions per cycle +system.cpu.tickCycles 1834912752 # Number of cycles that the object actually ticked +system.cpu.idleCycles 399817997 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 9221614 # number of replacements +system.cpu.dcache.tags.tagsinuse 4085.621118 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 624237491 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9225710 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 67.662813 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 9804990500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4085.621118 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.997466 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.997466 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 244 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1227 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2564 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 256 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1229 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2550 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 61 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1276887063 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1276887063 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 453909121 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 453909121 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 170331400 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 170331400 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 1276880692 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1276880692 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 453906230 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 453906230 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 170331138 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 170331138 # number of WriteReq hits system.cpu.dcache.SoftPFReq_hits::cpu.data 1 # number of SoftPFReq hits system.cpu.dcache.SoftPFReq_hits::total 1 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 624240521 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 624240521 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 624240522 # number of overall hits -system.cpu.dcache.overall_hits::total 624240522 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 7335273 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 7335273 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2254647 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2254647 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 624237368 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 624237368 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 624237369 # number of overall hits +system.cpu.dcache.overall_hits::total 624237369 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 7335089 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 7335089 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2254909 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2254909 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 9589920 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9589920 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9589922 # number of overall misses -system.cpu.dcache.overall_misses::total 9589922 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 192354012246 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 192354012246 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 109627439500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 109627439500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 301981451746 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 301981451746 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 301981451746 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 301981451746 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 461244394 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 461244394 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 9589998 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9589998 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9590000 # number of overall misses +system.cpu.dcache.overall_misses::total 9590000 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 191000565000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 191000565000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 109144177000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 109144177000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 300144742000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 300144742000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 300144742000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 300144742000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 461241319 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 461241319 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 3 # number of SoftPFReq accesses(hits+misses) @@ -484,28 +482,28 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 633830441 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 633830441 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 633830444 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 633830444 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 633827366 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 633827366 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 633827369 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 633827369 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.015903 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.015903 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013064 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.013064 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013065 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.013065 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.666667 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 0.666667 # miss rate for SoftPFReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.015130 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.015130 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.015130 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.015130 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26223.156554 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 26223.156554 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48622.883981 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 48622.883981 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31489.465162 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31489.465162 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31489.458595 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31489.458595 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26039.297546 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 26039.297546 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48402.918699 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 48402.918699 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31297.685568 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31297.685568 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31297.679041 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31297.679041 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -514,38 +512,38 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3700642 # number of writebacks -system.cpu.dcache.writebacks::total 3700642 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 215 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 215 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 363775 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 363775 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 363990 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 363990 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 363990 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 363990 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7335058 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 7335058 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890872 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1890872 # number of WriteReq MSHR misses +system.cpu.dcache.writebacks::writebacks 3684549 # number of writebacks +system.cpu.dcache.writebacks::total 3684549 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 211 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 211 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 364078 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 364078 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 364289 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 364289 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 364289 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 364289 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7334878 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 7334878 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890831 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1890831 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 9225930 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 9225930 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 9225931 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 9225931 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 180934230004 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 180934230004 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 83925664500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 83925664500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 73750 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 73750 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 264859894504 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 264859894504 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 264859968254 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 264859968254 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015903 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015903 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 9225709 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 9225709 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 9225710 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 9225710 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183660145000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 183660145000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84822237000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 84822237000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 74000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 74000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 268482382000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 268482382000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 268482456000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 268482456000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015902 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015902 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010956 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010956 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SoftPFReq accesses @@ -554,69 +552,69 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014556 system.cpu.dcache.demand_mshr_miss_rate::total 0.014556 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014556 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.014556 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24667.048305 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24667.048305 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44384.635502 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44384.635502 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 73750 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73750 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28708.205515 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 28708.205515 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28708.210397 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 28708.210397 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25039.291042 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25039.291042 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44859.766420 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44859.766420 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 74000 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74000 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29101.544608 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 29101.544608 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29101.549474 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 29101.549474 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 29 # number of replacements -system.cpu.icache.tags.tagsinuse 662.446494 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 465464024 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 821 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 566947.654080 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 32 # number of replacements +system.cpu.icache.tags.tagsinuse 663.200919 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 465452181 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 826 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 563501.429782 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 662.446494 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.323460 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.323460 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 792 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 663.200919 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.323829 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.323829 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 794 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 755 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.386719 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 930930511 # Number of tag accesses -system.cpu.icache.tags.data_accesses 930930511 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 465464024 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 465464024 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 465464024 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 465464024 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 465464024 # number of overall hits -system.cpu.icache.overall_hits::total 465464024 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 821 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 821 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 821 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 821 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 821 # number of overall misses -system.cpu.icache.overall_misses::total 821 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 63001249 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 63001249 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 63001249 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 63001249 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 63001249 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 63001249 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 465464845 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 465464845 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 465464845 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 465464845 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 465464845 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 465464845 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::2 6 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 756 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.387695 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 930906840 # Number of tag accesses +system.cpu.icache.tags.data_accesses 930906840 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 465452181 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 465452181 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 465452181 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 465452181 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 465452181 # number of overall hits +system.cpu.icache.overall_hits::total 465452181 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 826 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 826 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 826 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 826 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 826 # number of overall misses +system.cpu.icache.overall_misses::total 826 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 62820500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 62820500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 62820500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 62820500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 62820500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 62820500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 465453007 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 465453007 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 465453007 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 465453007 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 465453007 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 465453007 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76737.209501 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 76737.209501 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 76737.209501 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 76737.209501 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 76737.209501 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 76737.209501 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76053.874092 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 76053.874092 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 76053.874092 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 76053.874092 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 76053.874092 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 76053.874092 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -625,123 +623,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 821 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 821 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 821 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 821 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 821 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 821 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 61437251 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 61437251 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 61437251 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 61437251 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 61437251 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 61437251 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 826 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 826 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 826 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 826 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 826 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 826 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 61994500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 61994500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 61994500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 61994500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 61994500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 61994500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74832.218027 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74832.218027 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74832.218027 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 74832.218027 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74832.218027 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 74832.218027 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75053.874092 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75053.874092 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75053.874092 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 75053.874092 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75053.874092 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 75053.874092 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 2022107 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31260.648625 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8983908 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 2051882 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.378375 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 59777107750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 14976.284316 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.749735 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 16257.614575 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.457040 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000816 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.496143 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.953999 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 2014550 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31258.830192 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14509707 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 2044325 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.097554 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 59776132000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 14827.946363 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.755718 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 16404.128111 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.452513 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000817 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.500614 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.953944 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29775 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 91 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1244 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12852 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15557 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1248 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12849 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15556 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908661 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 107361906 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 107361906 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 32 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 6080985 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6081017 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3700642 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3700642 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1090919 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1090919 # number of ReadExReq hits +system.cpu.l2cache.tags.tag_accesses 151507860 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 151507860 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 3684549 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3684549 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1089532 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1089532 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 32 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 32 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6089717 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6089717 # number of ReadSharedReq hits system.cpu.l2cache.demand_hits::cpu.inst 32 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 7171904 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7171936 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 7179249 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7179281 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 32 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 7171904 # number of overall hits -system.cpu.l2cache.overall_hits::total 7171936 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 789 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1254074 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1254863 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 799953 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 799953 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 789 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 2054027 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 2054816 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 789 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 2054027 # number of overall misses -system.cpu.l2cache.overall_misses::total 2054816 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 60278250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 109743015750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 109803294000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70520146000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 70520146000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 60278250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 180263161750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 180323440000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 60278250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 180263161750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 180323440000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 821 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7335059 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7335880 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3700642 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3700642 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890872 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1890872 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 821 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 9225931 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9226752 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 821 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 9225931 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9226752 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.961023 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.170970 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.171058 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423060 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.423060 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.961023 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.222636 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.222702 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.961023 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.222636 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.222702 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76398.288973 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 87509.202607 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 87502.216577 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88155.361627 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88155.361627 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76398.288973 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87760.853071 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 87756.490119 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76398.288973 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87760.853071 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 87756.490119 # average overall miss latency +system.cpu.l2cache.overall_hits::cpu.data 7179249 # number of overall hits +system.cpu.l2cache.overall_hits::total 7179281 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 801299 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 801299 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 794 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 794 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1245162 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 1245162 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 794 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 2046461 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 2047255 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 794 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 2046461 # number of overall misses +system.cpu.l2cache.overall_misses::total 2047255 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70488254000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 70488254000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 60418000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 60418000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 108710111500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 108710111500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 60418000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 179198365500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 179258783500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 60418000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 179198365500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 179258783500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 3684549 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3684549 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1890831 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1890831 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 826 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 826 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7334879 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7334879 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 826 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 9225710 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9226536 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 826 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 9225710 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9226536 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423781 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.423781 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.961259 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.961259 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.169759 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.169759 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.961259 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.221822 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.221888 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.961259 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.221822 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.221888 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87967.480304 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87967.480304 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76093.198992 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76093.198992 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87305.998336 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87305.998336 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76093.198992 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87565.003926 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 87560.554743 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76093.198992 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87565.003926 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 87560.554743 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -750,114 +754,126 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1046245 # number of writebacks -system.cpu.l2cache.writebacks::total 1046245 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits +system.cpu.l2cache.writebacks::writebacks 1050393 # number of writebacks +system.cpu.l2cache.writebacks::total 1050393 # number of writebacks +system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 4 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 4 # number of ReadSharedReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 4 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 788 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1254070 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1254858 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 799953 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 799953 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 788 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 2054023 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 2054811 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 788 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 2054023 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 2054811 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 50399250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 93887019000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 93937418250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60414024000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60414024000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 50399250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 154301043000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 154351442250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 50399250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 154301043000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 154351442250 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.959805 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.170969 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.171058 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423060 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423060 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.959805 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.222636 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.222701 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.959805 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.222636 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.222701 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63958.439086 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 74865.851986 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 74859.002572 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75521.966916 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75521.966916 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63958.439086 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 75121.380335 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75117.099456 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63958.439086 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 75121.380335 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75117.099456 # average overall mshr miss latency +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 246 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 246 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 801299 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 801299 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 793 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 793 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1245158 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1245158 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 793 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 2046457 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 2047250 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 793 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 2046457 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 2047250 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 62475264000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 62475264000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 52472500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 52472500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 96258268000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 96258268000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 52472500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 158733532000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 158786004500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 52472500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 158733532000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 158786004500 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423781 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423781 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.960048 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.960048 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.169758 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.169758 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.960048 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.221821 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.221887 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.960048 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.221821 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.221887 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77967.480304 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77967.480304 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66169.609079 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66169.609079 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77306.067182 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77306.067182 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66169.609079 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77565.046322 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77560.632312 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66169.609079 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77565.046322 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77560.632312 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7335880 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 7335880 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3700642 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1890872 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1890872 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1642 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22152504 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 22154146 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52544 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 827300672 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 827353216 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12927394 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 7335705 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 4734942 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6499660 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1890831 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1890831 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 826 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7334879 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1684 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27671440 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27673124 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52864 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 826256576 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 826309440 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 2014550 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 20462732 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.098450 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.297922 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12927394 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18448182 90.16% 90.16% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 2014550 9.84% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12927394 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10164339000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1397749 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 20462732 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12908640000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1239499 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 14187903746 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1254858 # Transaction distribution -system.membus.trans_dist::ReadResp 1254858 # Transaction distribution -system.membus.trans_dist::Writeback 1046245 # Transaction distribution -system.membus.trans_dist::ReadExReq 799953 # Transaction distribution -system.membus.trans_dist::ReadExResp 799953 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5155867 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 5155867 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198467584 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 198467584 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.respLayer1.occupancy 13838566996 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) +system.membus.trans_dist::ReadResp 1245951 # Transaction distribution +system.membus.trans_dist::Writeback 1050393 # Transaction distribution +system.membus.trans_dist::CleanEvict 963109 # Transaction distribution +system.membus.trans_dist::ReadExReq 801299 # Transaction distribution +system.membus.trans_dist::ReadExResp 801299 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1245951 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6108002 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 6108002 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198249152 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 198249152 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 3101056 # Request fanout histogram +system.membus.snoop_fanout::samples 4060752 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 3101056 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 4060752 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 3101056 # Request fanout histogram -system.membus.reqLayer0.occupancy 7929911000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 11237799750 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 4060752 # Request fanout histogram +system.membus.reqLayer0.occupancy 8665729500 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 0.8 # Layer utilization (%) +system.membus.respLayer1.occupancy 11195509250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt index d2f403426..493c10cfc 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt @@ -1,120 +1,120 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.771725 # Number of seconds simulated -sim_ticks 771725169000 # Number of ticks simulated -final_tick 771725169000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.770277 # Number of seconds simulated +sim_ticks 770277033000 # Number of ticks simulated +final_tick 770277033000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 137392 # Simulator instruction rate (inst/s) -host_op_rate 148019 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 68646343 # Simulator tick rate (ticks/s) -host_mem_usage 311812 # Number of bytes of host memory used -host_seconds 11242.04 # Real time elapsed on the host +host_inst_rate 139677 # Simulator instruction rate (inst/s) +host_op_rate 150481 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 69657391 # Simulator tick rate (ticks/s) +host_mem_usage 313196 # Number of bytes of host memory used +host_seconds 11058.08 # Real time elapsed on the host sim_insts 1544563024 # Number of instructions simulated sim_ops 1664032416 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 66304 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 238609216 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.l2cache.prefetcher 63286144 # Number of bytes read from this memory -system.physmem.bytes_read::total 301961664 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 66304 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 66304 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 104822848 # Number of bytes written to this memory -system.physmem.bytes_written::total 104822848 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 1036 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 3728269 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.l2cache.prefetcher 988846 # Number of read requests responded to by this memory -system.physmem.num_reads::total 4718151 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1637857 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1637857 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 85917 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 309189366 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.l2cache.prefetcher 82006065 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 391281347 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 85917 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 85917 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 135829246 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 135829246 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 135829246 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 85917 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 309189366 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.l2cache.prefetcher 82006065 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 527110594 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 4718151 # Number of read requests accepted -system.physmem.writeReqs 1637857 # Number of write requests accepted -system.physmem.readBursts 4718151 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1637857 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 301519872 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 441792 # Total number of bytes read from write queue -system.physmem.bytesWritten 104820544 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 301961664 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 104822848 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 6903 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 19 # Number of DRAM write bursts merged with an existing one +system.physmem.bytes_read::cpu.inst 66048 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 238802560 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.l2cache.prefetcher 63353600 # Number of bytes read from this memory +system.physmem.bytes_read::total 302222208 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 66048 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 66048 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 104930816 # Number of bytes written to this memory +system.physmem.bytes_written::total 104930816 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 1032 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 3731290 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.l2cache.prefetcher 989900 # Number of read requests responded to by this memory +system.physmem.num_reads::total 4722222 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1639544 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1639544 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 85746 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 310021654 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.l2cache.prefetcher 82247811 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 392355211 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 85746 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 85746 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 136224776 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 136224776 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 136224776 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 85746 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 310021654 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.l2cache.prefetcher 82247811 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 528579987 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 4722222 # Number of read requests accepted +system.physmem.writeReqs 1639544 # Number of write requests accepted +system.physmem.readBursts 4722222 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1639544 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 301770432 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 451776 # Total number of bytes read from write queue +system.physmem.bytesWritten 104928448 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 302222208 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 104930816 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 7059 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 16 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 296668 # Per bank write bursts -system.physmem.perBankRdBursts::1 294562 # Per bank write bursts -system.physmem.perBankRdBursts::2 288307 # Per bank write bursts -system.physmem.perBankRdBursts::3 292737 # Per bank write bursts -system.physmem.perBankRdBursts::4 290232 # Per bank write bursts -system.physmem.perBankRdBursts::5 289394 # Per bank write bursts -system.physmem.perBankRdBursts::6 285167 # Per bank write bursts -system.physmem.perBankRdBursts::7 280683 # Per bank write bursts -system.physmem.perBankRdBursts::8 297292 # Per bank write bursts -system.physmem.perBankRdBursts::9 302920 # Per bank write bursts -system.physmem.perBankRdBursts::10 295430 # Per bank write bursts -system.physmem.perBankRdBursts::11 301815 # Per bank write bursts -system.physmem.perBankRdBursts::12 303322 # Per bank write bursts -system.physmem.perBankRdBursts::13 302849 # Per bank write bursts -system.physmem.perBankRdBursts::14 297025 # Per bank write bursts -system.physmem.perBankRdBursts::15 292845 # Per bank write bursts -system.physmem.perBankWrBursts::0 103942 # Per bank write bursts -system.physmem.perBankWrBursts::1 102053 # Per bank write bursts -system.physmem.perBankWrBursts::2 99317 # Per bank write bursts -system.physmem.perBankWrBursts::3 99871 # Per bank write bursts -system.physmem.perBankWrBursts::4 99169 # Per bank write bursts -system.physmem.perBankWrBursts::5 98963 # Per bank write bursts -system.physmem.perBankWrBursts::6 102735 # Per bank write bursts -system.physmem.perBankWrBursts::7 104389 # Per bank write bursts -system.physmem.perBankWrBursts::8 105226 # Per bank write bursts -system.physmem.perBankWrBursts::9 104532 # Per bank write bursts -system.physmem.perBankWrBursts::10 102159 # Per bank write bursts -system.physmem.perBankWrBursts::11 102806 # Per bank write bursts -system.physmem.perBankWrBursts::12 103028 # Per bank write bursts -system.physmem.perBankWrBursts::13 102702 # Per bank write bursts -system.physmem.perBankWrBursts::14 104263 # Per bank write bursts -system.physmem.perBankWrBursts::15 102666 # Per bank write bursts +system.physmem.perBankRdBursts::0 297173 # Per bank write bursts +system.physmem.perBankRdBursts::1 295012 # Per bank write bursts +system.physmem.perBankRdBursts::2 289245 # Per bank write bursts +system.physmem.perBankRdBursts::3 293018 # Per bank write bursts +system.physmem.perBankRdBursts::4 289731 # Per bank write bursts +system.physmem.perBankRdBursts::5 289594 # Per bank write bursts +system.physmem.perBankRdBursts::6 284433 # Per bank write bursts +system.physmem.perBankRdBursts::7 281274 # Per bank write bursts +system.physmem.perBankRdBursts::8 297880 # Per bank write bursts +system.physmem.perBankRdBursts::9 304149 # Per bank write bursts +system.physmem.perBankRdBursts::10 295533 # Per bank write bursts +system.physmem.perBankRdBursts::11 302217 # Per bank write bursts +system.physmem.perBankRdBursts::12 302962 # Per bank write bursts +system.physmem.perBankRdBursts::13 302377 # Per bank write bursts +system.physmem.perBankRdBursts::14 297334 # Per bank write bursts +system.physmem.perBankRdBursts::15 293231 # Per bank write bursts +system.physmem.perBankWrBursts::0 104274 # Per bank write bursts +system.physmem.perBankWrBursts::1 102166 # Per bank write bursts +system.physmem.perBankWrBursts::2 99582 # Per bank write bursts +system.physmem.perBankWrBursts::3 100201 # Per bank write bursts +system.physmem.perBankWrBursts::4 99226 # Per bank write bursts +system.physmem.perBankWrBursts::5 98958 # Per bank write bursts +system.physmem.perBankWrBursts::6 102876 # Per bank write bursts +system.physmem.perBankWrBursts::7 104542 # Per bank write bursts +system.physmem.perBankWrBursts::8 105498 # Per bank write bursts +system.physmem.perBankWrBursts::9 104632 # Per bank write bursts +system.physmem.perBankWrBursts::10 102325 # Per bank write bursts +system.physmem.perBankWrBursts::11 102766 # Per bank write bursts +system.physmem.perBankWrBursts::12 102939 # Per bank write bursts +system.physmem.perBankWrBursts::13 102535 # Per bank write bursts +system.physmem.perBankWrBursts::14 104418 # Per bank write bursts +system.physmem.perBankWrBursts::15 102569 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 771725022000 # Total gap between requests +system.physmem.totGap 770276886500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 4718151 # Read request sizes (log2) +system.physmem.readPktSize::6 4722222 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1637857 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 2774626 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1044189 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 331696 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 233512 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 153773 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 84990 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 39149 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 23715 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 18258 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 4255 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1688 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 754 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 411 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 226 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1639544 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 2779707 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1048806 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 331545 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 232118 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 150885 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 83926 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 38903 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 23907 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 18114 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 4239 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1660 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 740 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 412 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 195 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 6 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see @@ -148,37 +148,37 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 22760 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 24545 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 59860 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 75448 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 85202 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 93103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 99273 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 103279 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 105460 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 106422 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 106536 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 107239 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 108154 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 110632 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 113547 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 106733 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 103419 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 101598 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 2778 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1044 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 449 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 193 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 83 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 37 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 13 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 23226 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 24914 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 60170 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 75550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 85536 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 93678 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 100036 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 103937 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 105744 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 106378 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 106329 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 106819 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 108389 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 111286 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 114103 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 105493 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 102233 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 101372 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 2580 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1027 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 427 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 65 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 12 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see @@ -197,122 +197,121 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 4287400 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 94.775232 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 78.917076 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 101.448471 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 3413764 79.62% 79.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 675374 15.75% 95.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 96809 2.26% 97.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 35249 0.82% 98.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 22885 0.53% 98.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 12087 0.28% 99.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 7187 0.17% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 5043 0.12% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 19002 0.44% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 4287400 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 98767 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 47.700609 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 32.313411 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 98.282358 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-127 94950 96.14% 96.14% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::128-255 1367 1.38% 97.52% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::256-383 770 0.78% 98.30% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::384-511 428 0.43% 98.73% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::512-639 356 0.36% 99.09% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::640-767 374 0.38% 99.47% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::768-895 247 0.25% 99.72% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::896-1023 145 0.15% 99.87% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-1151 66 0.07% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1152-1279 31 0.03% 99.97% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1280-1407 13 0.01% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1408-1535 9 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 4293402 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 94.726038 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 78.887603 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 101.441683 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 3419558 79.65% 79.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 676188 15.75% 95.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 96097 2.24% 97.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 35320 0.82% 98.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 22691 0.53% 98.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 12222 0.28% 99.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 7184 0.17% 99.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 5103 0.12% 99.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 19039 0.44% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 4293402 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 98787 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 47.730481 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 32.341812 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 98.609970 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-127 94999 96.17% 96.17% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::128-255 1343 1.36% 97.52% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::256-383 771 0.78% 98.31% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::384-511 397 0.40% 98.71% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::512-639 383 0.39% 99.10% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::640-767 367 0.37% 99.47% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::768-895 255 0.26% 99.72% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::896-1023 139 0.14% 99.87% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-1151 71 0.07% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1152-1279 36 0.04% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1280-1407 14 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1408-1535 4 0.00% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1536-1663 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1792-1919 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1920-2047 2 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2688-2815 1 0.00% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2944-3071 2 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3072-3199 2 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::3200-3327 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-2175 1 0.00% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2176-2303 1 0.00% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::3328-3455 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 98767 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 98767 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.582674 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.549780 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.086524 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 73305 74.22% 74.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1806 1.83% 76.05% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 18343 18.57% 94.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3630 3.68% 98.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 937 0.95% 99.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 387 0.39% 99.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 162 0.16% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 107 0.11% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 60 0.06% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 22 0.02% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 6 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::3456-3583 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3840-3967 1 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3968-4095 2 0.00% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 98787 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 98787 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.596384 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.562558 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.102794 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 72931 73.83% 73.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1712 1.73% 75.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 18497 18.72% 94.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 3886 3.93% 98.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 1013 1.03% 99.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 377 0.38% 99.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 169 0.17% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 93 0.09% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 49 0.05% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 46 0.05% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 12 0.01% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::27 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30 1 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 98767 # Writes before turning the bus around for reads -system.physmem.totQLat 132285118194 # Total ticks spent queuing -system.physmem.totMemAccLat 220621018194 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 23556240000 # Total ticks spent in databus transfers -system.physmem.avgQLat 28078.57 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::28 1 0.00% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 98787 # Writes before turning the bus around for reads +system.physmem.totQLat 131372718643 # Total ticks spent queuing +system.physmem.totMemAccLat 219782024893 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 23575815000 # Total ticks spent in databus transfers +system.physmem.avgQLat 27861.76 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 46828.57 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 390.71 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 135.83 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 391.28 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 135.83 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 46611.76 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 391.77 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 136.22 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 392.36 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 136.22 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 4.11 # Data bus utilization in percentage -system.physmem.busUtilRead 3.05 # Data bus utilization in percentage for reads +system.physmem.busUtil 4.12 # Data bus utilization in percentage +system.physmem.busUtilRead 3.06 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 1.06 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.44 # Average read queue length when enqueuing system.physmem.avgWrQLen 24.97 # Average write queue length when enqueuing -system.physmem.readRowHits 1709073 # Number of row buffer hits during reads -system.physmem.writeRowHits 352585 # Number of row buffer hits during writes -system.physmem.readRowHitRate 36.28 # Row buffer hit rate for reads +system.physmem.readRowHits 1708262 # Number of row buffer hits during reads +system.physmem.writeRowHits 352995 # Number of row buffer hits during writes +system.physmem.readRowHitRate 36.23 # Row buffer hit rate for reads system.physmem.writeRowHitRate 21.53 # Row buffer hit rate for writes -system.physmem.avgGap 121416.62 # Average gap between requests -system.physmem.pageHitRate 32.47 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 16073195040 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 8770096500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 18077007000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 5251294800 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 50404907280 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 410674128390 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 102790850250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 612041479260 # Total energy per rank (pJ) -system.physmem_0.averagePower 793.088667 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 168453702129 # Time in different power states -system.physmem_0.memoryStateTime::REF 25769380000 # Time in different power states +system.physmem.avgGap 121079.10 # Average gap between requests +system.physmem.pageHitRate 32.44 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 16098316920 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 8783803875 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 18090555600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 5260230720 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 50310315120 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 409970854125 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 102538812000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 611052888360 # Total energy per rank (pJ) +system.physmem_0.averagePower 793.296379 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 168045428834 # Time in different power states +system.physmem_0.memoryStateTime::REF 25721020000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 577496605871 # Time in different power states +system.physmem_0.memoryStateTime::ACT 576504578166 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 16339027320 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 8915143875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 18669222000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 5361163200 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 50404907280 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 412008151545 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 101620654500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 613318269720 # Total energy per rank (pJ) -system.physmem_1.averagePower 794.743144 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 166509885283 # Time in different power states -system.physmem_1.memoryStateTime::REF 25769380000 # Time in different power states +system.physmem_1.actEnergy 16359303240 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 8926207125 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 18686249400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 5363152560 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 50310315120 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 411485095035 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 101210530500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 612340852980 # Total energy per rank (pJ) +system.physmem_1.averagePower 794.968472 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 165832482361 # Time in different power states +system.physmem_1.memoryStateTime::REF 25721020000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 579440435717 # Time in different power states +system.physmem_1.memoryStateTime::ACT 578718185889 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 286277860 # Number of BP lookups -system.cpu.branchPred.condPredicted 223409255 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 14633591 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 157407621 # Number of BTB lookups -system.cpu.branchPred.BTBHits 150346120 # Number of BTB hits +system.cpu.branchPred.lookups 286281176 # Number of BP lookups +system.cpu.branchPred.condPredicted 223407845 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 14631280 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 158010784 # Number of BTB lookups +system.cpu.branchPred.BTBHits 150352507 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 95.513876 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 16641206 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 65 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 95.153320 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 16641956 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 64 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -431,128 +430,128 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 1543450339 # number of cpu cycles simulated +system.cpu.numCycles 1540554067 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 13927699 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2067517377 # Number of instructions fetch has processed -system.cpu.fetch.Branches 286277860 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 166987326 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 1514795150 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 29291799 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 180 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.IcacheWaitRetryStallCycles 907 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 656942032 # Number of cache lines fetched +system.cpu.fetch.icacheStallCycles 13926810 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 2067510841 # Number of instructions fetch has processed +system.cpu.fetch.Branches 286281176 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 166994463 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 1511903145 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 29287205 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 183 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.IcacheWaitRetryStallCycles 944 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 656946227 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 957 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1543369835 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.435149 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.229340 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 1540474684 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.437849 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 1.228901 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 460957271 29.87% 29.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 465455811 30.16% 60.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 101360614 6.57% 66.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 515596139 33.41% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 458056876 29.73% 29.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 465435106 30.21% 59.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 101413024 6.58% 66.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 515569678 33.47% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1543369835 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.185479 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.339543 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 74619350 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 545977788 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 850086533 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 58040967 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 14645197 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 42200501 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 754 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 2037190940 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 52475133 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 14645197 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 139685845 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 464851768 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 13523 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 837895691 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 86277811 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 1976364426 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 26735694 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 45105241 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 125505 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 1481556 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 25500508 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 1985835865 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 9128071192 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 2432849079 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 136 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1540474684 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.185830 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.342057 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 74648924 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 543079640 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 849978540 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 58124682 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 14642898 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 42203677 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 755 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 2037193143 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 52473156 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 14642898 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 139724503 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 462464867 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 13004 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 837848817 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 85780595 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 1976362381 # Number of instructions processed by rename +system.cpu.rename.SquashedInsts 26752450 # Number of squashed instructions processed by rename +system.cpu.rename.ROBFullEvents 45148759 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 125663 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1475660 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 24911172 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 1985832580 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 9128057886 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 2432844380 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 133 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1674898945 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 310936920 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 149 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 140 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 111342876 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 542549398 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 199301403 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 26926926 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 29153523 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 1947926711 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 208 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1857446823 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 13498178 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 283894503 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 646939215 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 38 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1543369835 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.203501 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.151095 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 310933635 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 157 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 149 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 111445716 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 542550479 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 199301883 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 26937332 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 29252722 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 1947933921 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 216 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1857470724 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 13498979 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 283901721 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 647143115 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 46 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1540474684 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.205778 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.150877 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 590630846 38.27% 38.27% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 325771475 21.11% 59.38% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 378267234 24.51% 83.89% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 219666416 14.23% 98.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 29027688 1.88% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 6176 0.00% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 587582159 38.14% 38.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 326005186 21.16% 59.31% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 378227465 24.55% 83.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 219635075 14.26% 98.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 29018612 1.88% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 6187 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1543369835 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1540474684 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 166059149 40.99% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 1996 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 40.99% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 191393147 47.24% 88.23% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 47682914 11.77% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 166090735 41.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 2011 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 41.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 191466761 47.26% 88.26% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 47541933 11.74% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1138268714 61.28% 61.28% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 801071 0.04% 61.32% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1138243565 61.28% 61.28% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 801032 0.04% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.32% # Type of FU issued @@ -574,90 +573,90 @@ system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.32% # Ty system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.32% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 28 0.00% 61.32% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 29 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMisc 22 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.32% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 532058987 28.64% 89.97% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 186318001 10.03% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 532113978 28.65% 89.97% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 186312098 10.03% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1857446823 # Type of FU issued -system.cpu.iq.rate 1.203438 # Inst issue rate -system.cpu.iq.fu_busy_cnt 405137206 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.218115 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5676898637 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2231834122 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1805736851 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 228 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 232 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 68 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2262583902 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 127 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 17817639 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1857470724 # Type of FU issued +system.cpu.iq.rate 1.205716 # Inst issue rate +system.cpu.iq.fu_busy_cnt 405101440 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.218093 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 5674016313 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 2231848584 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1805694743 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 238 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 230 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 70 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2262572030 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 134 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 17810782 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 84243064 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 66651 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 13168 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 24454358 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 84244145 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 66602 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 13196 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 24454838 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4525889 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 4805394 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 4507141 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 4884537 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 14645197 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 25323327 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 1332663 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 1947926995 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 14642898 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 25317454 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1284847 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 1947934221 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 542549398 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 199301403 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 146 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 158839 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1172731 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 13168 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 7701738 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 8706499 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 16408237 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1827783249 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 516881888 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 29663574 # Number of squashed instructions skipped in execute +system.cpu.iew.iewDispLoadInsts 542550479 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 199301883 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 154 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 159143 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1124751 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 13196 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 7700546 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 8704736 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 16405282 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1827804607 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 516933891 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 29666117 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 76 # number of nop insts executed -system.cpu.iew.exec_refs 698636146 # number of memory reference insts executed -system.cpu.iew.exec_branches 229555717 # Number of branches executed -system.cpu.iew.exec_stores 181754258 # Number of stores executed -system.cpu.iew.exec_rate 1.184219 # Inst execution rate -system.cpu.iew.wb_sent 1808767141 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1805736919 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1169322951 # num instructions producing a value -system.cpu.iew.wb_consumers 1689713401 # num instructions consuming a value +system.cpu.iew.exec_nop 84 # number of nop insts executed +system.cpu.iew.exec_refs 698685293 # number of memory reference insts executed +system.cpu.iew.exec_branches 229544445 # Number of branches executed +system.cpu.iew.exec_stores 181751402 # Number of stores executed +system.cpu.iew.exec_rate 1.186459 # Inst execution rate +system.cpu.iew.wb_sent 1808724876 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1805694813 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1169261823 # num instructions producing a value +system.cpu.iew.wb_consumers 1689660637 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.169935 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.692024 # average fanout of values written-back +system.cpu.iew.wb_rate 1.172107 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.692010 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 258002520 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 258006259 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 170 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 14632889 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1503882923 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.106491 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.024391 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 14630576 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1500991330 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.108622 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.025694 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 923604765 61.41% 61.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 250635322 16.67% 78.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 110056363 7.32% 85.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 55280526 3.68% 89.07% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 29292132 1.95% 91.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 34092515 2.27% 93.29% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 24716046 1.64% 94.93% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 18126603 1.21% 96.14% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 58078651 3.86% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 920697347 61.34% 61.34% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 250635150 16.70% 78.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 110066020 7.33% 85.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 55280178 3.68% 89.05% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 29318113 1.95% 91.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 34079049 2.27% 93.28% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 24716376 1.65% 94.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 18134019 1.21% 96.13% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 58065078 3.87% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1503882923 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1500991330 # Number of insts commited each cycle system.cpu.commit.committedInsts 1544563042 # Number of instructions committed system.cpu.commit.committedOps 1664032434 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -703,76 +702,76 @@ system.cpu.commit.op_class_0::MemWrite 174847045 10.51% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 1664032434 # Class of committed instruction -system.cpu.commit.bw_lim_events 58078651 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 3367838627 # The number of ROB reads -system.cpu.rob.rob_writes 3883562090 # The number of ROB writes -system.cpu.timesIdled 851 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 80504 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 58065078 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 3364964346 # The number of ROB reads +system.cpu.rob.rob_writes 3883565961 # The number of ROB writes +system.cpu.timesIdled 839 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 79383 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1544563024 # Number of Instructions Simulated system.cpu.committedOps 1664032416 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.999280 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.999280 # CPI: Total CPI of All Threads -system.cpu.ipc 1.000721 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.000721 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2175739809 # number of integer regfile reads -system.cpu.int_regfile_writes 1261583749 # number of integer regfile writes -system.cpu.fp_regfile_reads 38 # number of floating regfile reads -system.cpu.fp_regfile_writes 50 # number of floating regfile writes -system.cpu.cc_regfile_reads 6965641029 # number of cc regfile reads -system.cpu.cc_regfile_writes 551880821 # number of cc regfile writes -system.cpu.misc_regfile_reads 675853491 # number of misc regfile reads +system.cpu.cpi 0.997404 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.997404 # CPI: Total CPI of All Threads +system.cpu.ipc 1.002602 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.002602 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2175788919 # number of integer regfile reads +system.cpu.int_regfile_writes 1261560913 # number of integer regfile writes +system.cpu.fp_regfile_reads 42 # number of floating regfile reads +system.cpu.fp_regfile_writes 52 # number of floating regfile writes +system.cpu.cc_regfile_reads 6965670330 # number of cc regfile reads +system.cpu.cc_regfile_writes 551865131 # number of cc regfile writes +system.cpu.misc_regfile_reads 675839076 # number of misc regfile reads system.cpu.misc_regfile_writes 124 # number of misc regfile writes -system.cpu.dcache.tags.replacements 17005885 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.964949 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 638186886 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 17006397 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37.526284 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 78340000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.964949 # Average occupied blocks per requestor +system.cpu.dcache.tags.replacements 17004565 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.965160 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 638055083 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 17005077 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37.521446 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 77552500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.965160 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999932 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999932 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 423 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 415 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 97 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1335687679 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1335687679 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 469400845 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 469400845 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 168785923 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 168785923 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 1335687503 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1335687503 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 469335942 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 469335942 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 168719023 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 168719023 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 57 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 57 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 638186768 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 638186768 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 638186768 # number of overall hits -system.cpu.dcache.overall_hits::total 638186768 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 17353625 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 17353625 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 3800124 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 3800124 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 638054965 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 638054965 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 638054965 # number of overall hits +system.cpu.dcache.overall_hits::total 638054965 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 17419100 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 17419100 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 3867024 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 3867024 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 4 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 4 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 21153749 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 21153749 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 21153751 # number of overall misses -system.cpu.dcache.overall_misses::total 21153751 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 417050356298 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 417050356298 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 149886013526 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 149886013526 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 204500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 204500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 566936369824 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 566936369824 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 566936369824 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 566936369824 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 486754470 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 486754470 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 21286124 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 21286124 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 21286126 # number of overall misses +system.cpu.dcache.overall_misses::total 21286126 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 415512136500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 415512136500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 149273741664 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 149273741664 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 290000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 290000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 564785878164 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 564785878164 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 564785878164 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 564785878164 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 486755042 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 486755042 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) system.cpu.dcache.SoftPFReq_accesses::cpu.data 2 # number of SoftPFReq accesses(hits+misses) @@ -781,417 +780,434 @@ system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 659340517 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 659340517 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 659340519 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 659340519 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.035652 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.035652 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022019 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.022019 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 659341089 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 659341089 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 659341091 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 659341091 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.035786 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.035786 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022406 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.022406 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 1 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 1 # miss rate for SoftPFReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.065574 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.065574 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.032083 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.032083 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.032083 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.032083 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24032.463321 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 24032.463321 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39442.400702 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 39442.400702 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 51125 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 51125 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 26800.751480 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 26800.751480 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 26800.748946 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 26800.748946 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 20736521 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 3309459 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 945396 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 67047 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 21.934217 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 49.360285 # average number of cycles each access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.032284 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.032284 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.032284 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.032284 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23853.823475 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 23853.823475 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38601.710686 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 38601.710686 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72500 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72500 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 26533.054029 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 26533.054029 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 26533.051536 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 26533.051536 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 20783046 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 3318451 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 945637 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 67068 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 21.977827 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 49.478902 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 4830628 # number of writebacks -system.cpu.dcache.writebacks::total 4830628 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3084713 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 3084713 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1062640 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1062640 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 4838877 # number of writebacks +system.cpu.dcache.writebacks::total 4838877 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 3151642 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 3151642 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1129406 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1129406 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 4 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 4 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 4147353 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 4147353 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 4147353 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 4147353 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 14268912 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 14268912 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2737484 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 2737484 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 4281048 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 4281048 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 4281048 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 4281048 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 14267458 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 14267458 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2737618 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 2737618 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 17006396 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 17006396 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 17006397 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 17006397 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 328919129806 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 328919129806 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 115124697729 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 115124697729 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 67750 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 67750 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 444043827535 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 444043827535 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 444043895285 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 444043895285 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.029314 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.029314 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 17005076 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 17005076 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 17005077 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 17005077 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 335579712500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 335579712500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 116324734517 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 116324734517 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 68000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 68000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 451904447017 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 451904447017 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 451904515017 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 451904515017 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.029311 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.029311 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015862 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015862 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025793 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.025793 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025793 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.025793 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23051.451281 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23051.451281 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42054.929902 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42054.929902 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 67750 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67750 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26110.401495 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 26110.401495 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26110.403943 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 26110.403943 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025791 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025791 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025791 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025791 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23520.637839 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23520.637839 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42491.222120 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42491.222120 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 68000 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68000 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26574.679644 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 26574.679644 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26574.682080 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 26574.682080 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 589 # number of replacements -system.cpu.icache.tags.tagsinuse 446.078018 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 656940406 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1077 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 609972.521820 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 585 # number of replacements +system.cpu.icache.tags.tagsinuse 445.973645 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 656944607 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1073 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 612250.332712 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 446.078018 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.871246 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.871246 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 445.973645 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.871042 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.871042 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 488 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 31 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 15 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 442 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.953125 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 1313885139 # Number of tag accesses -system.cpu.icache.tags.data_accesses 1313885139 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 656940406 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 656940406 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 656940406 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 656940406 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 656940406 # number of overall hits -system.cpu.icache.overall_hits::total 656940406 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1625 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1625 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1625 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1625 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1625 # number of overall misses -system.cpu.icache.overall_misses::total 1625 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 105016775 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 105016775 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 105016775 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 105016775 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 105016775 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 105016775 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 656942031 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 656942031 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 656942031 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 656942031 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 656942031 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 656942031 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 1313893525 # Number of tag accesses +system.cpu.icache.tags.data_accesses 1313893525 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 656944607 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 656944607 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 656944607 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 656944607 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 656944607 # number of overall hits +system.cpu.icache.overall_hits::total 656944607 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1619 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1619 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1619 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1619 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1619 # number of overall misses +system.cpu.icache.overall_misses::total 1619 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 105131986 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 105131986 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 105131986 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 105131986 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 105131986 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 105131986 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 656946226 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 656946226 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 656946226 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 656946226 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 656946226 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 656946226 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64625.707692 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 64625.707692 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 64625.707692 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 64625.707692 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 64625.707692 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 64625.707692 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 17596 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 547 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 191 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 9 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 92.125654 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 60.777778 # average number of cycles each access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64936.371834 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 64936.371834 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 64936.371834 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 64936.371834 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 64936.371834 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 64936.371834 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 17916 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 510 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 192 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 8 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 93.312500 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 63.750000 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 548 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 548 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 548 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 548 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 548 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 548 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1077 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1077 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1077 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1077 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1077 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1077 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 76192959 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 76192959 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 76192959 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 76192959 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 76192959 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 76192959 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 546 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 546 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 546 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 546 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 546 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 546 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1073 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1073 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1073 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1073 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1073 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1073 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 76698989 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 76698989 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 76698989 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 76698989 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 76698989 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 76698989 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70745.551532 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70745.551532 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70745.551532 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 70745.551532 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70745.551532 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 70745.551532 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71480.884436 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71480.884436 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71480.884436 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 71480.884436 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71480.884436 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 71480.884436 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.prefetcher.num_hwpf_issued 10938258 # number of hwpf issued -system.cpu.l2cache.prefetcher.pfIdentified 11626730 # number of prefetch candidates identified -system.cpu.l2cache.prefetcher.pfBufferHit 430783 # number of redundant prefetches already in prefetch queue +system.cpu.l2cache.prefetcher.num_hwpf_issued 10956462 # number of hwpf issued +system.cpu.l2cache.prefetcher.pfIdentified 11638997 # number of prefetch candidates identified +system.cpu.l2cache.prefetcher.pfBufferHit 427337 # number of redundant prefetches already in prefetch queue system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped -system.cpu.l2cache.prefetcher.pfRemovedFull 3 # number of prefetches dropped due to prefetch queue size -system.cpu.l2cache.prefetcher.pfSpanPage 4654278 # number of prefetches not generated due to page crossing -system.cpu.l2cache.tags.replacements 4710195 # number of replacements -system.cpu.l2cache.tags.tagsinuse 16130.419578 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 15323813 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 4726123 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 3.242364 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 29466216500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 5234.041152 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 18.862974 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 7585.301260 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 3292.214193 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.319461 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001151 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.462970 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.200941 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.984523 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1022 739 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 15189 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::0 5 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::1 553 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::3 181 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 505 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2391 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1230 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 9214 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 1849 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.045105 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.927063 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 356873283 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 356873283 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 41 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 11486555 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 11486596 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 4830628 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 4830628 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1752756 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1752756 # number of ReadExReq hits +system.cpu.l2cache.prefetcher.pfRemovedFull 2 # number of prefetches dropped due to prefetch queue size +system.cpu.l2cache.prefetcher.pfSpanPage 4654603 # number of prefetches not generated due to page crossing +system.cpu.l2cache.tags.replacements 4714185 # number of replacements +system.cpu.l2cache.tags.tagsinuse 16129.978160 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 27368962 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 4730113 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 5.786112 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 29467370500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 5231.697931 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 18.454317 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 7577.410769 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 3302.415144 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.319318 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001126 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.462488 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.201563 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.984496 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1022 757 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 15171 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::0 1 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::1 554 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::3 202 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 498 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2399 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1267 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 9187 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 1820 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1022 0.046204 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.925964 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 551303538 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 551303538 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 4838877 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 4838877 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1752165 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1752165 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 41 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 41 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 11480053 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 11480053 # number of ReadSharedReq hits system.cpu.l2cache.demand_hits::cpu.inst 41 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 13239311 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 13239352 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 13232218 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 13232259 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 41 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 13239311 # number of overall hits -system.cpu.l2cache.overall_hits::total 13239352 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 1036 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 2782314 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 2783350 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 984772 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 984772 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 1036 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 3767086 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 3768122 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 1036 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 3767086 # number of overall misses -system.cpu.l2cache.overall_misses::total 3768122 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 75378470 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 238879414609 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 238954793079 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 100155661373 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 100155661373 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 75378470 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 339035075982 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 339110454452 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 75378470 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 339035075982 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 339110454452 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1077 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 14268869 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 14269946 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 4830628 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 4830628 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2737528 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 2737528 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1077 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 17006397 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 17007474 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1077 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 17006397 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 17007474 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.961931 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.194992 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.195050 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.359730 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.359730 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.961931 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.221510 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.221557 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.961931 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.221510 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.221557 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72759.140927 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85856.382353 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 85851.507385 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101704.416223 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101704.416223 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72759.140927 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89999.292817 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 89994.552844 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72759.140927 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89999.292817 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 89994.552844 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 53 # number of cycles access was blocked +system.cpu.l2cache.overall_hits::cpu.data 13232218 # number of overall hits +system.cpu.l2cache.overall_hits::total 13232259 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 985500 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 985500 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1032 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 1032 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 2787359 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 2787359 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 1032 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 3772859 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 3773891 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 1032 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 3772859 # number of overall misses +system.cpu.l2cache.overall_misses::total 3773891 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 99776080498 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 99776080498 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 75349500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 75349500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 238464802000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 238464802000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 75349500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 338240882498 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 338316231998 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 75349500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 338240882498 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 338316231998 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 4838877 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 4838877 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 2737665 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 2737665 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1073 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 1073 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 14267412 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 14267412 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1073 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 17005077 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 17006150 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1073 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 17005077 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 17006150 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.359978 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.359978 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.961789 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.961789 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.195365 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.195365 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.961789 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.221867 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.221913 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.961789 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.221867 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.221913 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101244.120242 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101244.120242 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73013.081395 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73013.081395 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85552.238517 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85552.238517 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73013.081395 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89651.079592 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 89646.529801 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73013.081395 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89651.079592 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 89646.529801 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 42 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 26.500000 # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs 21 # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1637857 # number of writebacks -system.cpu.l2cache.writebacks::total 1637857 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 35708 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 35708 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 3730 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::total 3730 # number of ReadExReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 39438 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 39438 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 39438 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 39438 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1036 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 2746606 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 2747642 # number of ReadReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 992835 # number of HardPFReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::total 992835 # number of HardPFReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 981042 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 981042 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 1036 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 3727648 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 3728684 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 1036 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 3727648 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 992835 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 4721519 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 66562530 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 212706720467 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 212773282997 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 70893901794 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 70893901794 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 91380975745 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 91380975745 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 66562530 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 304087696212 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 304154258742 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 66562530 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 304087696212 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 70893901794 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 375048160536 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.961931 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.192489 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.192547 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.writebacks::writebacks 1639544 # number of writebacks +system.cpu.l2cache.writebacks::total 1639544 # number of writebacks +system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 3899 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadExReq_mshr_hits::total 3899 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 38390 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 38390 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 42289 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 42289 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 42289 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 42289 # number of overall MSHR hits +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 100257 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 100257 # number of CleanEvict MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 993873 # number of HardPFReq MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::total 993873 # number of HardPFReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 981601 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 981601 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1032 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1032 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 2748969 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 2748969 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 1032 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 3730570 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 3731602 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 1032 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 3730570 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 993873 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 4725475 # number of overall MSHR misses +system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 72684245482 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 72684245482 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 93518423498 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 93518423498 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 69157500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 69157500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 219665951000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 219665951000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 69157500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 313184374498 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 313253531998 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 69157500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 313184374498 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 72684245482 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 385937777480 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358368 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.358368 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.961931 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.219191 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.219238 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.961931 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.219191 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358554 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.358554 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.961789 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.961789 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.192675 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.192675 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.961789 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.219380 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.219427 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.961789 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.219380 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.277614 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64249.546332 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 77443.477684 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 77438.502904 # average ReadReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 71405.522362 # average HardPFReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 71405.522362 # average HardPFReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 93146.853799 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 93146.853799 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64249.546332 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 81576.290522 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 81571.476355 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64249.546332 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 81576.290522 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 71405.522362 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 79433.792501 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.277869 # mshr miss rate for overall accesses +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 73132.327251 # average HardPFReq mshr miss latency +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 73132.327251 # average HardPFReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95271.320524 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95271.320524 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67013.081395 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67013.081395 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79908.486054 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79908.486054 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67013.081395 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 83950.810331 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 83946.126087 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67013.081395 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 83950.810331 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 73132.327251 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 81671.742519 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 14269946 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 14269946 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 4830628 # Transaction distribution -system.cpu.toL2Bus.trans_dist::HardPFReq 1298291 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 2737528 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 2737528 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2154 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 38843422 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 38845576 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 68928 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1397569600 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 1397638528 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 1298291 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 23136394 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.056115 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.230143 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 14268485 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 6478421 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 15219349 # Transaction distribution +system.cpu.toL2Bus.trans_dist::HardPFReq 1327311 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 2737665 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 2737665 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 1073 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 14267412 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2727 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 50993158 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 50995885 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 68672 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1398013056 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 1398081728 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 6041496 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 40052798 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.150838 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.357891 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 21838103 94.39% 94.39% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 1298291 5.61% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 34011302 84.92% 84.92% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 6041496 15.08% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 23136394 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 15749679999 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 2.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1817030 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 40052798 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 21844528998 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 2.8 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1609500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 26101043977 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 3.4 # Layer utilization (%) -system.membus.trans_dist::ReadReq 3736842 # Transaction distribution -system.membus.trans_dist::ReadResp 3736842 # Transaction distribution -system.membus.trans_dist::Writeback 1637857 # Transaction distribution -system.membus.trans_dist::ReadExReq 981309 # Transaction distribution -system.membus.trans_dist::ReadExResp 981309 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 11074159 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 11074159 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 406784512 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 406784512 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.respLayer1.occupancy 25507619991 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 3.3 # Layer utilization (%) +system.membus.trans_dist::ReadResp 3740347 # Transaction distribution +system.membus.trans_dist::Writeback 1639544 # Transaction distribution +system.membus.trans_dist::CleanEvict 3065371 # Transaction distribution +system.membus.trans_dist::ReadExReq 981875 # Transaction distribution +system.membus.trans_dist::ReadExResp 981875 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 3740347 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14149359 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 14149359 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 407153024 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 407153024 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 6356008 # Request fanout histogram +system.membus.snoop_fanout::samples 9427137 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 6356008 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 9427137 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 6356008 # Request fanout histogram -system.membus.reqLayer0.occupancy 14483850639 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 1.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 25655332661 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 9427137 # Request fanout histogram +system.membus.reqLayer0.occupancy 17268043532 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 2.2 # Layer utilization (%) +system.membus.respLayer1.occupancy 25679820043 # Layer occupancy (ticks) system.membus.respLayer1.utilization 3.3 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt index 144026919..939603453 100644 --- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt @@ -1,41 +1,41 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.363663 # Number of seconds simulated -sim_ticks 2363662967500 # Number of ticks simulated -final_tick 2363662967500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.363367 # Number of seconds simulated +sim_ticks 2363367211500 # Number of ticks simulated +final_tick 2363367211500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 734295 # Simulator instruction rate (inst/s) -host_op_rate 791306 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1127938114 # Simulator tick rate (ticks/s) -host_mem_usage 305424 # Number of bytes of host memory used -host_seconds 2095.56 # Real time elapsed on the host +host_inst_rate 1091670 # Simulator instruction rate (inst/s) +host_op_rate 1176427 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1676685643 # Simulator tick rate (ticks/s) +host_mem_usage 312924 # Number of bytes of host memory used +host_seconds 1409.55 # Real time elapsed on the host sim_insts 1538759602 # Number of instructions simulated sim_ops 1658228915 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 39424 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125322112 # Number of bytes read from this memory -system.physmem.bytes_read::total 125361536 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124870144 # Number of bytes read from this memory +system.physmem.bytes_read::total 124909568 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 39424 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 39424 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 65100672 # Number of bytes written to this memory -system.physmem.bytes_written::total 65100672 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 65352128 # Number of bytes written to this memory +system.physmem.bytes_written::total 65352128 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 616 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1958158 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1958774 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1017198 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1017198 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 16679 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 53020297 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 53036976 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 16679 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 16679 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 27542282 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 27542282 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 27542282 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 16679 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 53020297 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 80579258 # Total bandwidth to/from this memory (bytes/s) +system.physmem.num_reads::cpu.data 1951096 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1951712 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1021127 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1021127 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 16681 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 52835693 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 52852374 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 16681 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 16681 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 27652126 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 27652126 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 27652126 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 16681 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 52835693 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 80504500 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -154,7 +154,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 4727325935 # number of cpu cycles simulated +system.cpu.numCycles 4726734423 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 1538759602 # Number of instructions committed @@ -175,7 +175,7 @@ system.cpu.num_mem_refs 633153380 # nu system.cpu.num_load_insts 458306334 # Number of load instructions system.cpu.num_store_insts 174847046 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 4727325934.998000 # Number of busy cycles +system.cpu.num_busy_cycles 4726734422.998000 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles system.cpu.Branches 213462427 # Number of branches fetched @@ -215,12 +215,12 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 1664032481 # Class of executed instruction system.cpu.dcache.tags.replacements 9111140 # number of replacements -system.cpu.dcache.tags.tagsinuse 4083.733673 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 4083.732137 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 618380069 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 9115236 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 67.840270 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 25164659000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4083.733673 # Average occupied blocks per requestor +system.cpu.dcache.tags.warmup_cycle 25164659500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4083.732137 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.997005 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.997005 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id @@ -254,14 +254,14 @@ system.cpu.dcache.demand_misses::cpu.data 9115235 # n system.cpu.dcache.demand_misses::total 9115235 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 9115236 # number of overall misses system.cpu.dcache.overall_misses::total 9115236 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 143400508500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 143400508500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 57355969000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 57355969000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 200756477500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 200756477500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 200756477500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 200756477500 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 143051795500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 143051795500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 57408921000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 57408921000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 200460716500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 200460716500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 200460716500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 200460716500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 454909135 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 454909135 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) @@ -286,14 +286,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.014526 system.cpu.dcache.demand_miss_rate::total 0.014526 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.014526 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.014526 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19844.838340 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 19844.838340 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30360.743912 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 30360.743912 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 22024.278858 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 22024.278858 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 22024.276442 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 22024.276442 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19796.580818 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 19796.580818 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30388.773464 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 30388.773464 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 21991.831971 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 21991.831971 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 21991.829559 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 21991.829559 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -302,8 +302,8 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3697418 # number of writebacks -system.cpu.dcache.writebacks::total 3697418 # number of writebacks +system.cpu.dcache.writebacks::writebacks 3681379 # number of writebacks +system.cpu.dcache.writebacks::total 3681379 # number of writebacks system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7226086 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 7226086 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889149 # number of WriteReq MSHR misses @@ -314,16 +314,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 9115235 system.cpu.dcache.demand_mshr_misses::total 9115235 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 9115236 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 9115236 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 132561379500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 132561379500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 54522245500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 54522245500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 53500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 53500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 187083625000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 187083625000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 187083678500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 187083678500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 135825709500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 135825709500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 55519772000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 55519772000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 54000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 54000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191345481500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 191345481500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 191345535500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 191345535500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015885 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015885 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010946 # mshr miss rate for WriteReq accesses @@ -334,26 +334,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014526 system.cpu.dcache.demand_mshr_miss_rate::total 0.014526 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014526 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.014526 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18344.838340 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18344.838340 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28860.743912 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28860.743912 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 53500 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53500 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20524.278858 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20524.278858 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20524.282476 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20524.282476 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18796.580818 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18796.580818 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29388.773464 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29388.773464 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 54000 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54000 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20991.831971 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20991.831971 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20991.835593 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20991.835593 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 7 # number of replacements -system.cpu.icache.tags.tagsinuse 515.012767 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 515.003161 # Cycle average of tags in use system.cpu.icache.tags.total_refs 1544564953 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 638 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 2420948.202194 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 515.012767 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.251471 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.251471 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 515.003161 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.251466 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.251466 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 631 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id @@ -373,12 +373,12 @@ system.cpu.icache.demand_misses::cpu.inst 638 # n system.cpu.icache.demand_misses::total 638 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 638 # number of overall misses system.cpu.icache.overall_misses::total 638 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 34207000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 34207000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 34207000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 34207000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 34207000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 34207000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 34212000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 34212000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 34212000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 34212000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 34212000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 34212000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1544565591 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1544565591 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1544565591 # number of demand (read+write) accesses @@ -391,12 +391,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53615.987461 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 53615.987461 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 53615.987461 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 53615.987461 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 53615.987461 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 53615.987461 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53623.824451 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 53623.824451 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 53623.824451 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 53623.824451 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 53623.824451 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 53623.824451 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -411,117 +411,123 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 638 system.cpu.icache.demand_mshr_misses::total 638 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 638 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 638 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33250000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 33250000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33250000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 33250000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33250000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 33250000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33574000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 33574000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33574000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 33574000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33574000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 33574000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52115.987461 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52115.987461 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52115.987461 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 52115.987461 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52115.987461 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 52115.987461 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52623.824451 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52623.824451 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52623.824451 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 52623.824451 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52623.824451 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 52623.824451 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1926075 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31008.535032 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8967572 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1955843 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.585016 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 150067843000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 15658.160482 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 23.876098 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 15326.498452 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.477849 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000729 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.467728 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.946305 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 1919018 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31008.198929 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14386233 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1948786 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.382151 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 150067845000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 15515.969324 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 23.734669 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 15468.494937 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.473510 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000724 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.472061 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.946295 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29768 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 30 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1082 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1084 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1732 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26841 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26839 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908447 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 106351328 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 106351328 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 22 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 6048805 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6048827 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3697418 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3697418 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1108273 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1108273 # number of ReadExReq hits +system.cpu.l2cache.tags.tag_accesses 149644895 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 149644895 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 3681379 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3681379 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1107017 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1107017 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 22 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 22 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6057123 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6057123 # number of ReadSharedReq hits system.cpu.l2cache.demand_hits::cpu.inst 22 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 7157078 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7157100 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 7164140 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7164162 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 22 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 7157078 # number of overall hits -system.cpu.l2cache.overall_hits::total 7157100 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 616 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1177282 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1177898 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 780876 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 780876 # number of ReadExReq misses +system.cpu.l2cache.overall_hits::cpu.data 7164140 # number of overall hits +system.cpu.l2cache.overall_hits::total 7164162 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 782132 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 782132 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 616 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 616 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1168964 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 1168964 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 616 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1958158 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1958774 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1951096 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1951712 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 616 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1958158 # number of overall misses -system.cpu.l2cache.overall_misses::total 1958774 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 32381000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 61822893500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 61855274500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 40996230000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 40996230000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 32381000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 102819123500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 102851504500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 32381000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 102819123500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 102851504500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 638 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7226087 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7226725 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3697418 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3697418 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1951096 # number of overall misses +system.cpu.l2cache.overall_misses::total 1951712 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41062370000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 41062370000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 32383000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 32383000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 61386841500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 61386841500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 32383000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 102449211500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 102481594500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 32383000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 102449211500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 102481594500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 3681379 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3681379 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889149 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1889149 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 638 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 638 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7226087 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7226087 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 638 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 9115236 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 9115874 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 638 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 9115236 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 9115874 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.965517 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.162921 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.162992 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413348 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.413348 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.414013 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.414013 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.965517 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.965517 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.161770 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.161770 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.965517 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.214823 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.214875 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.214048 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.214100 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.965517 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.214823 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.214875 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52566.558442 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52513.241093 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52513.268976 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.307347 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.307347 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52566.558442 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52508.083362 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52508.101751 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52566.558442 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52508.083362 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52508.101751 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.214048 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.214100 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.562565 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.562565 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52569.805195 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52569.805195 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52513.885372 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52513.885372 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52569.805195 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52508.544685 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52508.564020 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52569.805195 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52508.544685 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52508.564020 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -530,105 +536,116 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1017198 # number of writebacks -system.cpu.l2cache.writebacks::total 1017198 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 616 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1177282 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1177898 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 780876 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 780876 # number of ReadExReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 1021127 # number of writebacks +system.cpu.l2cache.writebacks::total 1021127 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 226 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 226 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 782132 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 782132 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 616 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 616 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1168964 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1168964 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 616 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1958158 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1958774 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1951096 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1951712 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 616 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1958158 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1958774 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24978000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 47681937000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 47706915000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31625653000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31625653000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24978000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 79307590000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 79332568000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24978000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 79307590000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 79332568000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.162921 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.162992 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413348 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413348 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1951096 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1951712 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 33241050000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 33241050000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 26223000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 26223000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 49697201500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 49697201500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 26223000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 82938251500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 82964474500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 26223000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 82938251500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 82964474500 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.414013 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.414013 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.965517 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.161770 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.161770 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214823 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.214875 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214048 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.214100 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214823 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.214875 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40548.701299 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40501.712419 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40501.736993 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40500.224107 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40500.224107 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40548.701299 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40501.118909 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40501.133873 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40548.701299 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40501.118909 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40501.133873 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214048 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.214100 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42500.562565 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42500.562565 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42569.805195 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42569.805195 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42513.885372 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42513.885372 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42569.805195 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42508.544685 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42508.564020 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42569.805195 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42508.544685 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42508.564020 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7226725 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 7226725 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3697418 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 4702506 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6326508 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1889149 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1889149 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1276 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21927890 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 21929166 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadCleanReq 638 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7226087 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1283 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27340461 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27341744 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40832 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820009856 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 820050688 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12813292 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 818983360 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 819024192 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1919018 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 20146039 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.095255 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.293567 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12813292 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18227021 90.47% 90.47% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1919018 9.53% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12813292 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10104064000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.4 # Layer utilization (%) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 20146039 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12794889500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 957000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 13672854000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1177898 # Transaction distribution -system.membus.trans_dist::ReadResp 1177898 # Transaction distribution -system.membus.trans_dist::Writeback 1017198 # Transaction distribution -system.membus.trans_dist::ReadExReq 780876 # Transaction distribution -system.membus.trans_dist::ReadExResp 780876 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4934746 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4934746 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190462208 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 190462208 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 1169580 # Transaction distribution +system.membus.trans_dist::Writeback 1021127 # Transaction distribution +system.membus.trans_dist::CleanEvict 897054 # Transaction distribution +system.membus.trans_dist::ReadExReq 782132 # Transaction distribution +system.membus.trans_dist::ReadExResp 782132 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1169580 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5821605 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5821605 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190261696 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 190261696 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 2975972 # Request fanout histogram +system.membus.snoop_fanout::samples 3870264 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2975972 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3870264 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 2975972 # Request fanout histogram -system.membus.reqLayer0.occupancy 7175472500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3870264 # Request fanout histogram +system.membus.reqLayer0.occupancy 7969342268 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 9807518500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 9772290268 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.4 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt index b101e64c0..6d8265542 100644 --- a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt @@ -1,45 +1,45 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.882580 # Number of seconds simulated -sim_ticks 5882580398500 # Number of ticks simulated -final_tick 5882580398500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.882285 # Number of seconds simulated +sim_ticks 5882284743500 # Number of ticks simulated +final_tick 5882284743500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 739516 # Simulator instruction rate (inst/s) -host_op_rate 1152234 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1446192754 # Simulator tick rate (ticks/s) -host_mem_usage 314252 # Number of bytes of host memory used -host_seconds 4067.63 # Real time elapsed on the host +host_inst_rate 724530 # Simulator instruction rate (inst/s) +host_op_rate 1128884 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1416814365 # Simulator tick rate (ticks/s) +host_mem_usage 314268 # Number of bytes of host memory used +host_seconds 4151.77 # Real time elapsed on the host sim_insts 3008081022 # Number of instructions simulated sim_ops 4686862596 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 43200 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125326976 # Number of bytes read from this memory -system.physmem.bytes_read::total 125370176 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124876416 # Number of bytes read from this memory +system.physmem.bytes_read::total 124919616 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 43200 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 43200 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 65178944 # Number of bytes written to this memory -system.physmem.bytes_written::total 65178944 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 65426432 # Number of bytes written to this memory +system.physmem.bytes_written::total 65426432 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 675 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1958234 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1958909 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1018421 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1018421 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.data 1951194 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1951869 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1022288 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1022288 # Number of write requests responded to by this memory system.physmem.bw_read::cpu.inst 7344 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 21304762 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 21312106 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 21229237 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 21236581 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 7344 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 7344 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 11079992 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 11079992 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 11079992 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::writebacks 11122622 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 11122622 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 11122622 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.inst 7344 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 21304762 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 32392098 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 21229237 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 32359203 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 46 # Number of system calls -system.cpu.numCycles 11765160797 # number of cpu cycles simulated +system.cpu.numCycles 11764569487 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 3008081022 # Number of instructions committed @@ -60,7 +60,7 @@ system.cpu.num_mem_refs 1677713084 # nu system.cpu.num_load_insts 1239184746 # Number of load instructions system.cpu.num_store_insts 438528338 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 11765160796.998001 # Number of busy cycles +system.cpu.num_busy_cycles 11764569486.998001 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles system.cpu.Branches 248500691 # Number of branches fetched @@ -100,14 +100,14 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 4686862596 # Class of executed instruction system.cpu.dcache.tags.replacements 9108581 # number of replacements -system.cpu.dcache.tags.tagsinuse 4084.587033 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 4084.586459 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 1668600407 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 9112677 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 183.107599 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 58853917000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4084.587033 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.997214 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.997214 # Average percentage of cache occupancy +system.cpu.dcache.tags.warmup_cycle 58853917500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4084.586459 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.997213 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.997213 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 926 # Occupied blocks per task id @@ -133,14 +133,14 @@ system.cpu.dcache.demand_misses::cpu.data 9112677 # n system.cpu.dcache.demand_misses::total 9112677 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 9112677 # number of overall misses system.cpu.dcache.overall_misses::total 9112677 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 143328499000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 143328499000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 57382147000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 57382147000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 200710646000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 200710646000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 200710646000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 200710646000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 142985038000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 142985038000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 57429949000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 57429949000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 200414987000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 200414987000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 200414987000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 200414987000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1239184746 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1239184746 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 438528338 # number of WriteReq accesses(hits+misses) @@ -157,14 +157,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.005432 system.cpu.dcache.demand_miss_rate::total 0.005432 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.005432 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.005432 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19843.759596 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 19843.759596 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30363.703662 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 30363.703662 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 22025.431824 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 22025.431824 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 22025.431824 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 22025.431824 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19796.207591 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 19796.207591 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30388.998041 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 30388.998041 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 21992.987022 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 21992.987022 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 21992.987022 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 21992.987022 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -173,8 +173,8 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 3697956 # number of writebacks -system.cpu.dcache.writebacks::total 3697956 # number of writebacks +system.cpu.dcache.writebacks::writebacks 3682721 # number of writebacks +system.cpu.dcache.writebacks::total 3682721 # number of writebacks system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7222850 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 7222850 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1889827 # number of WriteReq MSHR misses @@ -183,14 +183,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 9112677 system.cpu.dcache.demand_mshr_misses::total 9112677 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 9112677 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 9112677 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 132494224000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 132494224000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 54547406500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 54547406500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 187041630500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 187041630500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 187041630500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 187041630500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 135762188000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 135762188000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 55540122000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 55540122000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 191302310000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 191302310000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 191302310000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 191302310000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.005829 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.005829 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.004309 # mshr miss rate for WriteReq accesses @@ -199,24 +199,24 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005432 system.cpu.dcache.demand_mshr_miss_rate::total 0.005432 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.005432 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18343.759596 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18343.759596 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28863.703662 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28863.703662 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20525.431824 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20525.431824 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20525.431824 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20525.431824 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18796.207591 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18796.207591 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29388.998041 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29388.998041 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20992.987022 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20992.987022 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20992.987022 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20992.987022 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 10 # number of replacements -system.cpu.icache.tags.tagsinuse 555.705054 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 555.701425 # Cycle average of tags in use system.cpu.icache.tags.total_refs 4013232207 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 675 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 5945529.195556 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 555.705054 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.271340 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.271340 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 555.701425 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.271339 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.271339 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 665 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 632 # Occupied blocks per task id @@ -235,12 +235,12 @@ system.cpu.icache.demand_misses::cpu.inst 675 # n system.cpu.icache.demand_misses::total 675 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 675 # number of overall misses system.cpu.icache.overall_misses::total 675 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 37138500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 37138500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 37138500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 37138500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 37138500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 37138500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 37142500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 37142500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 37142500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 37142500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 37142500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 37142500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 4013232882 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 4013232882 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 4013232882 # number of demand (read+write) accesses @@ -253,12 +253,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55020 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 55020 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 55020 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 55020 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 55020 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 55020 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55025.925926 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 55025.925926 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 55025.925926 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 55025.925926 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 55025.925926 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 55025.925926 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -273,114 +273,119 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 675 system.cpu.icache.demand_mshr_misses::total 675 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 675 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 675 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36126000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 36126000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36126000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 36126000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36126000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 36126000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36467500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 36467500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36467500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 36467500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36467500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 36467500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53520 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53520 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53520 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 53520 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53520 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 53520 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54025.925926 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54025.925926 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54025.925926 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 54025.925926 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54025.925926 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 54025.925926 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1926197 # number of replacements -system.cpu.l2cache.tags.tagsinuse 31136.249311 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 8965026 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1955980 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.583393 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 340768621000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 15396.795346 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.641016 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 15713.812949 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.469873 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000783 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.479548 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.950203 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 1919162 # number of replacements +system.cpu.l2cache.tags.tagsinuse 31136.006197 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 14382006 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1948945 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.379380 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 340768623000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 15266.348436 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.605704 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 15844.052057 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.465892 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000781 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.483522 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.950196 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 29783 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 996 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 997 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 743 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27921 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27920 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.908905 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 106336271 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 106336271 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.data 6045911 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 6045911 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 3697956 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 3697956 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1108532 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1108532 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.data 7154443 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 7154443 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.data 7154443 # number of overall hits -system.cpu.l2cache.overall_hits::total 7154443 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 675 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1176939 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1177614 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 781295 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 781295 # number of ReadExReq misses +system.cpu.l2cache.tags.tag_accesses 149614316 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 149614316 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 3682721 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 3682721 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1107394 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1107394 # number of ReadExReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6054089 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6054089 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.data 7161483 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 7161483 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.data 7161483 # number of overall hits +system.cpu.l2cache.overall_hits::total 7161483 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 782433 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 782433 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 675 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 675 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1168761 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 1168761 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 675 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1958234 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1958909 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1951194 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1951869 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 675 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1958234 # number of overall misses -system.cpu.l2cache.overall_misses::total 1958909 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35451000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 61789308500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 61824759500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41017993500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 41017993500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 35451000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 102807302000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 102842753000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 35451000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 102807302000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 102842753000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 675 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 7222850 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7223525 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 3697956 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 3697956 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1951194 # number of overall misses +system.cpu.l2cache.overall_misses::total 1951869 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41077744500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 41077744500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 35453500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 35453500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 61359978500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 61359978500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 35453500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 102437723000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 102473176500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 35453500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 102437723000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 102473176500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 3682721 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 3682721 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1889827 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1889827 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 675 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 675 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7222850 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7222850 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 675 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 9112677 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 9113352 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 675 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 9112677 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 9113352 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.162947 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.163025 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.413421 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.413421 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.414024 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.414024 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.161814 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.161814 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.214891 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.214949 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.214119 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.214177 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.214891 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.214949 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52520 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52500.009346 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52500.020805 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.007680 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.007680 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52520 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52500.008681 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52500.015570 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52520 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52500.008681 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52500.015570 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.214119 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.214177 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500.015337 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500.015337 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52523.703704 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52523.703704 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52500.022246 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52500.022246 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52523.703704 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52500.019475 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52500.027666 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52523.703704 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52500.019475 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52500.027666 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -389,107 +394,118 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 1018421 # number of writebacks -system.cpu.l2cache.writebacks::total 1018421 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 675 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1176939 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1177614 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 781295 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 781295 # number of ReadExReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 1022288 # number of writebacks +system.cpu.l2cache.writebacks::total 1022288 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 218 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 218 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 782433 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 782433 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 675 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 675 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1168761 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1168761 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 675 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1958234 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1958909 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1951194 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 1951869 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 675 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1958234 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1958909 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 27350500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 47666040500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 47693391000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31642453500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31642453500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 27350500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 79308494000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 79335844500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 27350500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 79308494000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 79335844500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.162947 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163025 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.413421 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.413421 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1951194 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 1951869 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 33253414500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 33253414500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 28703500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 28703500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 49672368500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 49672368500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 28703500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 82925783000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 82954486500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 28703500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 82925783000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 82954486500 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.414024 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.414024 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.161814 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.161814 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214891 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.214949 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.214119 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.214177 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214891 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.214949 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40519.259259 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40500.009346 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40500.020380 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40500.007680 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40500.007680 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40519.259259 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40500.008681 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40500.015315 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40519.259259 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40500.008681 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40500.015315 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.214119 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.214177 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42500.015337 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42500.015337 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42523.703704 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42523.703704 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42500.022246 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42500.022246 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42523.703704 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42500.019475 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42500.027666 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42523.703704 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42500.019475 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42500.027666 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 7223525 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadResp 7223525 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 3697956 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 4705009 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 6322744 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1889827 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1889827 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1350 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21923310 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 21924660 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadCleanReq 675 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7222850 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1360 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27333935 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 27335295 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 43200 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819880512 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 819923712 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 12811308 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 818905472 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 818948672 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1919162 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 20141105 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.095286 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.293609 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 12811308 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 18221943 90.47% 90.47% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1919162 9.53% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 12811308 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 10103610000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 20141105 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 12793692500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 1012500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 13669015500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.trans_dist::ReadReq 1177614 # Transaction distribution -system.membus.trans_dist::ReadResp 1177614 # Transaction distribution -system.membus.trans_dist::Writeback 1018421 # Transaction distribution -system.membus.trans_dist::ReadExReq 781295 # Transaction distribution -system.membus.trans_dist::ReadExResp 781295 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4936239 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4936239 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4936239 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190549120 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 190549120 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 190549120 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 1169436 # Transaction distribution +system.membus.trans_dist::Writeback 1022288 # Transaction distribution +system.membus.trans_dist::CleanEvict 896090 # Transaction distribution +system.membus.trans_dist::ReadExReq 782433 # Transaction distribution +system.membus.trans_dist::ReadExResp 782433 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 1169436 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5822116 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 5822116 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 5822116 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190346048 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 190346048 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 190346048 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 2977330 # Request fanout histogram +system.membus.snoop_fanout::samples 3870262 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2977330 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3870262 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 2977330 # Request fanout histogram -system.membus.reqLayer0.occupancy 7158077000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3870262 # Request fanout histogram +system.membus.reqLayer0.occupancy 7959418124 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 9794545500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 9759348624 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) ---------- End Simulation Statistics ---------- |