summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-06-27 05:49:51 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2013-06-27 05:49:51 -0400
commit5a15909bac241dc795c691d49c4e2c68cab745f4 (patch)
treed0ae694e320c725ed8116943c7179516567279f3 /tests/long/se/70.twolf/ref/alpha/tru64/simple-timing
parentac515d7a9b131ffc9e128bd209fcddb2f383808b (diff)
downloadgem5-5a15909bac241dc795c691d49c4e2c68cab745f4.tar.xz
stats: Update stats for monitor, cache and bus changes
This patch removes the sparse histogram total from the CommMonitor stats. It also bumps the stats after the unit fixes in the atomic cache access. Lastly, it updates the stats to match the new port ordering. All numbers are the same, and the only thing that changes is which master corresponds to what port index.
Diffstat (limited to 'tests/long/se/70.twolf/ref/alpha/tru64/simple-timing')
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt62
1 files changed, 31 insertions, 31 deletions
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
index b57d95ab0..847011ac3 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
@@ -97,15 +97,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 237458632 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.replacements 6681 # number of replacements
-system.cpu.icache.tagsinuse 1418.052773 # Cycle average of tags in use
-system.cpu.icache.total_refs 91894580 # Total number of references to valid blocks.
-system.cpu.icache.sampled_refs 8510 # Sample count of references to valid blocks.
-system.cpu.icache.avg_refs 10798.423032 # Average number of references to valid blocks.
-system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.occ_blocks::cpu.inst 1418.052773 # Average occupied blocks per requestor
-system.cpu.icache.occ_percent::cpu.inst 0.692409 # Average percentage of cache occupancy
-system.cpu.icache.occ_percent::total 0.692409 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 6681 # number of replacements
+system.cpu.icache.tags.tagsinuse 1418.052773 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 91894580 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 8510 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 10798.423032 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1418.052773 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.692409 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.692409 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 91894580 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 91894580 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 91894580 # number of demand (read+write) hits
@@ -175,19 +175,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 23935.605170
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23935.605170 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23935.605170 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.replacements 0 # number of replacements
-system.cpu.l2cache.tagsinuse 2074.070560 # Cycle average of tags in use
-system.cpu.l2cache.total_refs 5956 # Total number of references to valid blocks.
-system.cpu.l2cache.sampled_refs 3109 # Sample count of references to valid blocks.
-system.cpu.l2cache.avg_refs 1.915729 # Average number of references to valid blocks.
-system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.occ_blocks::writebacks 17.795178 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_blocks::cpu.inst 1705.018003 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_blocks::cpu.data 351.257379 # Average occupied blocks per requestor
-system.cpu.l2cache.occ_percent::writebacks 0.000543 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::cpu.inst 0.052033 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::cpu.data 0.010720 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_percent::total 0.063296 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2074.070560 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 5956 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 3109 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 1.915729 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.occ_blocks::writebacks 17.795178 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1705.018003 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 351.257379 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.000543 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.052033 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.010720 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.063296 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 5889 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 53 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 5942 # number of ReadReq hits
@@ -311,15 +311,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.replacements 157 # number of replacements
-system.cpu.dcache.tagsinuse 1442.043392 # Cycle average of tags in use
-system.cpu.dcache.total_refs 26495078 # Total number of references to valid blocks.
-system.cpu.dcache.sampled_refs 2223 # Sample count of references to valid blocks.
-system.cpu.dcache.avg_refs 11918.613585 # Average number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.occ_blocks::cpu.data 1442.043392 # Average occupied blocks per requestor
-system.cpu.dcache.occ_percent::cpu.data 0.352061 # Average percentage of cache occupancy
-system.cpu.dcache.occ_percent::total 0.352061 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 157 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1442.043392 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 26495078 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2223 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 11918.613585 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1442.043392 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.352061 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.352061 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 19995723 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 19995723 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 6499355 # number of WriteReq hits