summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/alpha/tru64
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2013-10-16 10:44:12 -0400
committerSteve Reinhardt <steve.reinhardt@amd.com>2013-10-16 10:44:12 -0400
commit10e64501206b72901c266855fde2909523b875e0 (patch)
treedf5db553cf78ff00467b4ca87614a5721439b2ec /tests/long/se/70.twolf/ref/alpha/tru64
parentb10ff075b102b2a2e4abf5d22735b919a8fda1a9 (diff)
downloadgem5-10e64501206b72901c266855fde2909523b875e0.tar.xz
test: update stats
Update stats for recent changes. Mostly minor changes in register access stats due to addition of new cc register type and slightly different (and more accurate) classification of int vs. fp register accesses.
Diffstat (limited to 'tests/long/se/70.twolf/ref/alpha/tru64')
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini1
-rwxr-xr-xtests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout4
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt14
3 files changed, 10 insertions, 9 deletions
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
index 8c9cfc594..b1f130dee 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
index f8802d4f7..2fe61da2d 100755
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
@@ -1,8 +1,8 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 24 2013 03:08:53
-gem5 started Sep 28 2013 10:24:35
+gem5 compiled Oct 15 2013 18:24:51
+gem5 started Oct 16 2013 01:34:33
gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
index b7d057d9f..758c8228e 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.023492 # Nu
sim_ticks 23492267500 # Number of ticks simulated
final_tick 23492267500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 120531 # Simulator instruction rate (inst/s)
-host_op_rate 120531 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 33636905 # Simulator tick rate (ticks/s)
-host_mem_usage 231740 # Number of bytes of host memory used
-host_seconds 698.41 # Real time elapsed on the host
+host_inst_rate 158745 # Simulator instruction rate (inst/s)
+host_op_rate 158745 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 44301493 # Simulator tick rate (ticks/s)
+host_mem_usage 233720 # Number of bytes of host memory used
+host_seconds 530.28 # Real time elapsed on the host
sim_insts 84179709 # Number of instructions simulated
sim_ops 84179709 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 195904 # Number of bytes read from this memory
@@ -346,8 +346,8 @@ system.cpu.rename.IQFullEvents 398899 # Nu
system.cpu.rename.LSQFullEvents 2436739 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 89066471 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 157595093 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 147895466 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 9699627 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 150534218 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 7060874 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 68427361 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 20639110 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 733 # count of serializing insts renamed