diff options
author | Andreas Hansson <andreas.hansson@arm.com> | 2014-05-09 18:58:50 -0400 |
---|---|---|
committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-05-09 18:58:50 -0400 |
commit | 57e5401d954d46fea45ca3eaafa8ae655659da39 (patch) | |
tree | 7108ae4d529338b13daa49308c85bb7a680f7b58 /tests/long/se/70.twolf/ref/arm/linux/simple-atomic | |
parent | aa329f4757639820f921bf4152c21e79da74c034 (diff) | |
download | gem5-57e5401d954d46fea45ca3eaafa8ae655659da39.tar.xz |
stats: Bump stats for the fixes, and mostly DRAM controller changes
Diffstat (limited to 'tests/long/se/70.twolf/ref/arm/linux/simple-atomic')
-rw-r--r-- | tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt | 45 |
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt index 02bcdd9ff..af9e4b297 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt +++ b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.103107 # Nu sim_ticks 103106766000 # Number of ticks simulated final_tick 103106766000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1878588 # Simulator instruction rate (inst/s) -host_op_rate 2056872 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1124059947 # Simulator tick rate (ticks/s) -host_mem_usage 262308 # Number of bytes of host memory used -host_seconds 91.73 # Real time elapsed on the host +host_inst_rate 1728223 # Simulator instruction rate (inst/s) +host_op_rate 1892237 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1034088491 # Simulator tick rate (ticks/s) +host_mem_usage 304984 # Number of bytes of host memory used +host_seconds 99.71 # Real time elapsed on the host sim_insts 172317409 # Number of instructions simulated sim_ops 188670891 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -147,5 +147,40 @@ system.cpu.num_busy_cycles 206213533 # Nu system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.Branches 40300311 # Number of branches fetched +system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction +system.cpu.op_class::IntAlu 144055422 76.35% 76.35% # Class of executed instruction +system.cpu.op_class::IntMult 908940 0.48% 76.83% # Class of executed instruction +system.cpu.op_class::IntDiv 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::FloatAdd 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::FloatCmp 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::FloatCvt 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::FloatMult 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::FloatDiv 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::FloatSqrt 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdAdd 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdAddAcc 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdAlu 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdCmp 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdCvt 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdMisc 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdMult 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdMultAcc 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdShift 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdShiftAcc 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdSqrt 0 0.00% 76.83% # Class of executed instruction +system.cpu.op_class::SimdFloatAdd 32754 0.02% 76.85% # Class of executed instruction +system.cpu.op_class::SimdFloatAlu 0 0.00% 76.85% # Class of executed instruction +system.cpu.op_class::SimdFloatCmp 154829 0.08% 76.93% # Class of executed instruction +system.cpu.op_class::SimdFloatCvt 238880 0.13% 77.06% # Class of executed instruction +system.cpu.op_class::SimdFloatDiv 76016 0.04% 77.10% # Class of executed instruction +system.cpu.op_class::SimdFloatMisc 437591 0.23% 77.33% # Class of executed instruction +system.cpu.op_class::SimdFloatMult 200806 0.11% 77.44% # Class of executed instruction +system.cpu.op_class::SimdFloatMultAcc 71617 0.04% 77.48% # Class of executed instruction +system.cpu.op_class::SimdFloatSqrt 318 0.00% 77.48% # Class of executed instruction +system.cpu.op_class::MemRead 29849484 15.82% 93.30% # Class of executed instruction +system.cpu.op_class::MemWrite 12644635 6.70% 100.00% # Class of executed instruction +system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction +system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction +system.cpu.op_class::total 188671292 # Class of executed instruction ---------- End Simulation Statistics ---------- |