summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/sparc
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-08-19 03:52:36 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2013-08-19 03:52:36 -0400
commitb63631536d974f31cf99ee280271dc0f7b4c746f (patch)
treeff83820d8dd75de8238e4b7ddaf3b91e4cf8374f /tests/long/se/70.twolf/ref/sparc
parent646c4a23ca44aab5468c896034288151c89be782 (diff)
downloadgem5-b63631536d974f31cf99ee280271dc0f7b4c746f.tar.xz
stats: Cumulative stats update
This patch updates the stats to reflect the: 1) addition of the internal queue in SimpleMemory, 2) moving of the memory class outside FSConfig, 3) fixing up of the 2D vector printing format, 4) specifying burst size and interface width for the DRAM instead of relying on cache-line size, 5) performing merging in the DRAM controller write buffer, and 6) fixing how idle cycles are counted in the atomic and timing CPU models. The main reason for bundling them up is to minimise the changeset size.
Diffstat (limited to 'tests/long/se/70.twolf/ref/sparc')
-rw-r--r--tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt84
1 files changed, 42 insertions, 42 deletions
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
index 6ce379f53..471075dde 100644
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.270563 # Nu
sim_ticks 270563082000 # Number of ticks simulated
final_tick 270563082000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 942019 # Simulator instruction rate (inst/s)
-host_op_rate 942020 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1317563963 # Simulator tick rate (ticks/s)
-host_mem_usage 238020 # Number of bytes of host memory used
-host_seconds 205.35 # Real time elapsed on the host
+host_inst_rate 872463 # Simulator instruction rate (inst/s)
+host_op_rate 872464 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1220278409 # Simulator tick rate (ticks/s)
+host_mem_usage 236504 # Number of bytes of host memory used
+host_seconds 221.72 # Real time elapsed on the host
sim_insts 193444518 # Number of instructions simulated
sim_ops 193444756 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 230208 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 4095 # Tr
system.membus.trans_dist::ReadResp 4095 # Transaction distribution
system.membus.trans_dist::ReadExReq 1078 # Transaction distribution
system.membus.trans_dist::ReadExResp 1078 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 10346 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 10346 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 331072 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 331072 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10346 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 10346 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 331072 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 331072 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 331072 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 5173000 # Layer occupancy (ticks)
@@ -65,15 +65,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 541126164 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 10362 # number of replacements
-system.cpu.icache.tags.tagsinuse 1591.579171 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 193433248 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 12288 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 15741.638021 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1591.579171 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.777138 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.777138 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 10362 # number of replacements
+system.cpu.icache.tags.tagsinuse 1591.579171 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 193433248 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 12288 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 15741.638021 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1591.579171 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.777138 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.777138 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 193433248 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 193433248 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 193433248 # number of demand (read+write) hits
@@ -143,19 +143,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 23294.433594
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23294.433594 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23294.433594 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2678.340865 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8691 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 4097 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.121308 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2678.340865 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8691 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 4097 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.121308 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 0.000453 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2275.282924 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 403.057488 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2275.282924 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 403.057488 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000000 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.069436 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.012300 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.081736 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.081736 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8691 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 8691 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 2 # number of Writeback hits
@@ -274,15 +274,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1237.203941 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 76732337 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1576 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 48688.031091 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1237.203941 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.302052 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.302052 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1237.203941 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 76732337 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1576 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 48688.031091 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1237.203941 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.302052 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.302052 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 57734570 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 57734570 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 18975362 # number of WriteReq hits
@@ -400,12 +400,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 12786 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 2 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1078 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1078 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 24576 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3154 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 27730 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 786432 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 100992 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 887424 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 24576 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3154 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 27730 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 786432 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 100992 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 887424 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 887424 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 6935000 # Layer occupancy (ticks)