summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/x86/linux/simple-timing
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2012-05-22 11:38:04 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2012-05-22 11:38:04 -0500
commit0bff8eb210fedd89baed36ecab3608bb259ff520 (patch)
treedc4a9c3ec0a1ab297a69a3fec3111d7e431b09cd /tests/long/se/70.twolf/ref/x86/linux/simple-timing
parent1031fe7b6f6e29e3367750c3029b4dc850e062f5 (diff)
downloadgem5-0bff8eb210fedd89baed36ecab3608bb259ff520.tar.xz
X86 Regression: update stats due to cc register split
Diffstat (limited to 'tests/long/se/70.twolf/ref/x86/linux/simple-timing')
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/simple-timing/config.ini2
-rwxr-xr-xtests/long/se/70.twolf/ref/x86/linux/simple-timing/simout8
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt14
3 files changed, 13 insertions, 11 deletions
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/config.ini b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/config.ini
index 4785eec61..8ab20ef21 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/config.ini
@@ -185,7 +185,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/x86/linux/twolf
+executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/x86/linux/twolf
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout
index b246803c9..483a9fc09 100755
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout
@@ -1,9 +1,11 @@
+Redirecting stdout to build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing/simout
+Redirecting stderr to build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:30
-gem5 started May 8 2012 16:03:05
-gem5 executing on piton
+gem5 compiled May 21 2012 19:00:49
+gem5 started May 21 2012 19:00:58
+gem5 executing on ribera.cs.wisc.edu
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing
Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing/smred.sav
Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
index 4699fa0ff..029c5536e 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.250961 # Nu
sim_ticks 250960631000 # Number of ticks simulated
final_tick 250960631000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 334930 # Simulator instruction rate (inst/s)
-host_op_rate 561373 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 636431760 # Simulator tick rate (ticks/s)
-host_mem_usage 231532 # Number of bytes of host memory used
-host_seconds 394.32 # Real time elapsed on the host
+host_inst_rate 291052 # Simulator instruction rate (inst/s)
+host_op_rate 487829 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 553054781 # Simulator tick rate (ticks/s)
+host_mem_usage 281636 # Number of bytes of host memory used
+host_seconds 453.77 # Real time elapsed on the host
sim_insts 132071228 # Number of instructions simulated
sim_ops 221363018 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 303040 # Number of bytes read from this memory
@@ -32,8 +32,8 @@ system.cpu.num_func_calls 0 # nu
system.cpu.num_conditional_control_insts 8268471 # number of instructions that are conditional controls
system.cpu.num_int_insts 220339607 # number of integer instructions
system.cpu.num_fp_insts 2162459 # number of float instructions
-system.cpu.num_int_register_reads 567557364 # number of times the integer registers were read
-system.cpu.num_int_register_writes 232532006 # number of times the integer registers were written
+system.cpu.num_int_register_reads 705008819 # number of times the integer registers were read
+system.cpu.num_int_register_writes 318312586 # number of times the integer registers were written
system.cpu.num_fp_register_reads 3037165 # number of times the floating registers were read
system.cpu.num_fp_register_writes 1831403 # number of times the floating registers were written
system.cpu.num_mem_refs 77165306 # number of memory refs