diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-03-27 18:36:21 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-03-27 18:36:21 -0500 |
commit | 4646369afd408b486fd3515c35d6c6bbe8960839 (patch) | |
tree | 0649a2372083956dc573d4b0d56d60c1c15a344c /tests/long/se/70.twolf/ref | |
parent | 4920f0d7e5a4c29ada074bf3a73f36510e138016 (diff) | |
download | gem5-4646369afd408b486fd3515c35d6c6bbe8960839.tar.xz |
regressions: update due to cache latency fix
Diffstat (limited to 'tests/long/se/70.twolf/ref')
11 files changed, 1852 insertions, 1825 deletions
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini index 8d2d15293..9b4ab11e5 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini +++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini @@ -179,6 +179,7 @@ type=CoherentBus block_size=64 clock=500 header_cycles=1 +system=system use_default_range=false width=32 master=system.cpu.l2cache.cpu_side @@ -211,6 +212,7 @@ type=CoherentBus block_size=64 clock=1000 header_cycles=1 +system=system use_default_range=false width=8 master=system.physmem.port @@ -218,25 +220,28 @@ slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] type=SimpleDRAM +activation_limit=4 addr_mapping=openmap banks_per_rank=8 +channels=1 clock=1000 conf_table_reported=false in_addr_map=true -lines_per_rowbuffer=64 -mem_sched_policy=fcfs +lines_per_rowbuffer=32 +mem_sched_policy=frfcfs null=false page_policy=open range=0:134217727 ranks_per_channel=2 read_buffer_size=32 -tBURST=4000 -tCL=14000 -tRCD=14000 +tBURST=5000 +tCL=13750 +tRCD=13750 tREFI=7800000 tRFC=300000 -tRP=14000 -tWTR=1000 +tRP=13750 +tWTR=7500 +tXAW=40000 write_buffer_size=32 write_thresh_perc=70 zero=false diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout index a97feb72b..eac5f6715 100755 --- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout +++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout @@ -3,8 +3,8 @@ Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2013 13:29:14 -gem5 started Jan 23 2013 13:29:27 +gem5 compiled Mar 26 2013 14:38:52 +gem5 started Mar 26 2013 23:05:23 gem5 executing on ribera.cs.wisc.edu command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing/smred.sav @@ -25,4 +25,4 @@ Authors: Carl Sechen, Bill Swartz 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 41615049000 because target called exit() +122 123 124 Exiting @ tick 41622221000 because target called exit() diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt index 5e225e744..44b065dab 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.041622 # Nu sim_ticks 41622221000 # Number of ticks simulated final_tick 41622221000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 75517 # Simulator instruction rate (inst/s) -host_op_rate 75517 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 34200879 # Simulator tick rate (ticks/s) -host_mem_usage 228092 # Number of bytes of host memory used -host_seconds 1216.99 # Real time elapsed on the host +host_inst_rate 47594 # Simulator instruction rate (inst/s) +host_op_rate 47594 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 21554846 # Simulator tick rate (ticks/s) +host_mem_usage 275256 # Number of bytes of host memory used +host_seconds 1930.99 # Real time elapsed on the host sim_insts 91903056 # Number of instructions simulated sim_ops 91903056 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 178816 # Number of bytes read from this memory @@ -85,9 +85,9 @@ system.physmem.writePktSize::3 0 # Ca system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes system.physmem.writePktSize::6 0 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 3235 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1203 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 433 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 3236 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1195 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 440 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 60 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -149,14 +149,14 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.totQLat 23405750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 122167000 # Sum of mem lat for all requests +system.physmem.totQLat 23362750 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 122110250 # Sum of mem lat for all requests system.physmem.totBusLat 24690000 # Total cycles spent in databus access -system.physmem.totBankLat 74071250 # Total cycles spent in bank access -system.physmem.avgQLat 4739.93 # Average queueing delay per request -system.physmem.avgBankLat 15000.25 # Average bank access latency per request +system.physmem.totBankLat 74057500 # Total cycles spent in bank access +system.physmem.avgQLat 4731.22 # Average queueing delay per request +system.physmem.avgBankLat 14997.47 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 24740.18 # Average memory access latency +system.physmem.avgMemAccLat 24728.69 # Average memory access latency system.physmem.avgRdBW 7.59 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 7.59 # Average consumed read bandwidth in MB/s @@ -217,13 +217,13 @@ system.cpu.numWorkItemsStarted 0 # nu system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.branch_predictor.predictedTaken 5905664 # Number of Branches Predicted As Taken (True). system.cpu.branch_predictor.predictedNotTaken 7506964 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 73570549 # Number of Reads from Int. Register File +system.cpu.regfile_manager.intRegFileReads 73570548 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 62575472 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 136146021 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 136146020 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 2206128 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 5851888 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 8058016 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 38521870 # Number of Registers Read Through Forwarding Logic +system.cpu.regfile_manager.regForwards 38521871 # Number of Registers Read Through Forwarding Logic system.cpu.agen_unit.agens 26722393 # Number of Address Generations system.cpu.execution_unit.predictedTakenIncorrect 3469296 # Number of Branches Incorrectly Predicted As Taken. system.cpu.execution_unit.predictedNotTakenIncorrect 799060 # Number of Branches Incorrectly Predicted As Not Taken). @@ -234,12 +234,12 @@ system.cpu.execution_unit.executions 57404029 # Nu system.cpu.mult_div_unit.multiplies 458253 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 0 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 82970167 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 82970150 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 10691 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 7636719 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 75607724 # Number of cycles cpu stages are processed. -system.cpu.activity 90.826152 # Percentage of cycles cpu is active +system.cpu.timesIdled 10684 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 7636716 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 75607727 # Number of cycles cpu stages are processed. +system.cpu.activity 90.826155 # Percentage of cycles cpu is active system.cpu.comLoads 19996198 # Number of Load instructions committed system.cpu.comStores 6501103 # Number of Store instructions committed system.cpu.comBranches 10240685 # Number of Branches instructions committed @@ -269,16 +269,16 @@ system.cpu.stage2.utilization 59.885481 # Pe system.cpu.stage3.idleCycles 65217942 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 18026501 # Number of cycles 1+ instructions are processed. system.cpu.stage3.utilization 21.654900 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 29384711 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 53859732 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 64.700694 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 29384710 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 53859733 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 64.700695 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 7635 # number of replacements -system.cpu.icache.tagsinuse 1492.649326 # Cycle average of tags in use +system.cpu.icache.tagsinuse 1492.649281 # Cycle average of tags in use system.cpu.icache.total_refs 9945578 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 9520 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 1044.703571 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1492.649326 # Average occupied blocks per requestor +system.cpu.icache.occ_blocks::cpu.inst 1492.649281 # Average occupied blocks per requestor system.cpu.icache.occ_percent::cpu.inst 0.728833 # Average percentage of cache occupancy system.cpu.icache.occ_percent::total 0.728833 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 9945578 # number of ReadReq hits @@ -293,12 +293,12 @@ system.cpu.icache.demand_misses::cpu.inst 11365 # n system.cpu.icache.demand_misses::total 11365 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 11365 # number of overall misses system.cpu.icache.overall_misses::total 11365 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 259175500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 259175500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 259175500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 259175500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 259175500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 259175500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 259163500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 259163500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 259163500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 259163500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 259163500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 259163500 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 9956943 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 9956943 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 9956943 # number of demand (read+write) accesses @@ -311,12 +311,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.001141 system.cpu.icache.demand_miss_rate::total 0.001141 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.001141 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.001141 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22804.707435 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 22804.707435 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 22804.707435 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 22804.707435 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 22804.707435 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 22804.707435 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22803.651562 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 22803.651562 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 22803.651562 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 22803.651562 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 22803.651562 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 22803.651562 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 7 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked @@ -337,34 +337,34 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 9520 system.cpu.icache.demand_mshr_misses::total 9520 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 9520 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 9520 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 209599500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 209599500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 209599500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 209599500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 209599500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 209599500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 209587500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 209587500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 209587500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 209587500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 209587500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 209587500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000956 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000956 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000956 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000956 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000956 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000956 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22016.754202 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22016.754202 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22016.754202 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 22016.754202 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22016.754202 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 22016.754202 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22015.493697 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22015.493697 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22015.493697 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 22015.493697 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22015.493697 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 22015.493697 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 2190.263404 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 2190.263303 # Cycle average of tags in use system.cpu.l2cache.total_refs 6793 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 3282 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 2.069775 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 17.839012 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 1821.325190 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 351.099202 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::writebacks 17.839003 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 1821.325102 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 351.099198 # Average occupied blocks per requestor system.cpu.l2cache.occ_percent::writebacks 0.000544 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.inst 0.055582 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.010715 # Average percentage of cache occupancy @@ -393,17 +393,17 @@ system.cpu.l2cache.demand_misses::total 4938 # nu system.cpu.l2cache.overall_misses::cpu.inst 2794 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 2144 # number of overall misses system.cpu.l2cache.overall_misses::total 4938 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 132543500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 24069000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 156612500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 132531500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 24055000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 156586500 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 84148000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 84148000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 132543500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 108217000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 240760500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 132543500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 108217000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 240760500 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 132531500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 108203000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 240734500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 132531500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 108203000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 240734500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 9520 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 475 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 9995 # number of ReadReq accesses(hits+misses) @@ -428,17 +428,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.420506 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.293487 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.964462 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.420506 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47438.618468 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57035.545024 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 48697.916667 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47434.323550 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57002.369668 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 48689.832090 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 48866.434379 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 48866.434379 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47438.618468 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50474.347015 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 48756.682868 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47438.618468 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50474.347015 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 48756.682868 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47434.323550 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50467.817164 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 48751.417578 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47434.323550 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50467.817164 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 48751.417578 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -458,17 +458,17 @@ system.cpu.l2cache.demand_mshr_misses::total 4938 system.cpu.l2cache.overall_mshr_misses::cpu.inst 2794 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 2144 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 4938 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 97826921 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 18811852 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 116638773 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 63182194 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 63182194 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 97826921 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 81994046 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 179820967 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 97826921 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 81994046 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 179820967 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 97814921 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 18797852 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 116612773 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 63183937 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 63183937 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 97814921 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 81981789 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 179796710 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 97814921 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 81981789 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 179796710 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.293487 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.888421 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.321761 # mshr miss rate for ReadReq accesses @@ -480,25 +480,25 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.420506 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.293487 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964462 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.420506 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35013.214388 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 44577.848341 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36268.275187 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36691.169570 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36691.169570 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35013.214388 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38243.491604 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36415.748684 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35013.214388 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38243.491604 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36415.748684 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35008.919470 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 44544.672986 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36260.190609 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36692.181765 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36692.181765 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35008.919470 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38237.774720 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36410.836371 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35008.919470 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38237.774720 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36410.836371 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 157 # number of replacements -system.cpu.dcache.tagsinuse 1441.801521 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 1441.801421 # Cycle average of tags in use system.cpu.dcache.total_refs 26488625 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 2223 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 11915.710751 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 1441.801521 # Average occupied blocks per requestor +system.cpu.dcache.occ_blocks::cpu.data 1441.801421 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.352002 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.352002 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 19995623 # number of ReadReq hits @@ -517,14 +517,14 @@ system.cpu.dcache.demand_misses::cpu.data 8676 # n system.cpu.dcache.demand_misses::total 8676 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 8676 # number of overall misses system.cpu.dcache.overall_misses::total 8676 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 31383500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 31383500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 31369500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 31369500 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 346048500 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 346048500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 377432000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 377432000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 377432000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 377432000 # number of overall miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 377418000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 377418000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 377418000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 377418000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 19996198 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 19996198 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses) @@ -541,14 +541,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000327 system.cpu.dcache.demand_miss_rate::total 0.000327 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000327 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000327 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54580 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 54580 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54555.652174 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 54555.652174 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42716.763363 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 42716.763363 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 43502.996773 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 43502.996773 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 43502.996773 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 43502.996773 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 43501.383126 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 43501.383126 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 43501.383126 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 43501.383126 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 13712 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 822 # number of cycles access was blocked @@ -575,14 +575,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 2223 system.cpu.dcache.demand_mshr_misses::total 2223 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 2223 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 2223 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 25092500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 25092500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 25078500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 25078500 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 86165500 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 86165500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 111258000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 111258000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 111258000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 111258000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 111244000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 111244000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 111244000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 111244000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000269 # mshr miss rate for WriteReq accesses @@ -591,14 +591,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000084 system.cpu.dcache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52826.315789 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52826.315789 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52796.842105 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52796.842105 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49293.764302 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49293.764302 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50048.582996 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 50048.582996 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50048.582996 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 50048.582996 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50042.285200 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 50042.285200 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50042.285200 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 50042.285200 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini index 5ab85236e..e01df0c34 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini @@ -479,6 +479,7 @@ type=CoherentBus block_size=64 clock=500 header_cycles=1 +system=system use_default_range=false width=32 master=system.cpu.l2cache.cpu_side @@ -511,6 +512,7 @@ type=CoherentBus block_size=64 clock=1000 header_cycles=1 +system=system use_default_range=false width=8 master=system.physmem.port @@ -518,25 +520,28 @@ slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] type=SimpleDRAM +activation_limit=4 addr_mapping=openmap banks_per_rank=8 +channels=1 clock=1000 conf_table_reported=false in_addr_map=true -lines_per_rowbuffer=64 -mem_sched_policy=fcfs +lines_per_rowbuffer=32 +mem_sched_policy=frfcfs null=false page_policy=open range=0:134217727 ranks_per_channel=2 read_buffer_size=32 -tBURST=4000 -tCL=14000 -tRCD=14000 +tBURST=5000 +tCL=13750 +tRCD=13750 tREFI=7800000 tRFC=300000 -tRP=14000 -tWTR=1000 +tRP=13750 +tWTR=7500 +tXAW=40000 write_buffer_size=32 write_thresh_perc=70 zero=false diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout index be65140ac..00c3eaf77 100755 --- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout @@ -3,8 +3,8 @@ Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timi gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2013 13:29:14 -gem5 started Jan 23 2013 14:04:24 +gem5 compiled Mar 26 2013 14:38:52 +gem5 started Mar 26 2013 23:10:12 gem5 executing on ribera.cs.wisc.edu command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sav @@ -25,4 +25,4 @@ Authors: Carl Sechen, Bill Swartz 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 23378067000 because target called exit() +122 123 124 Exiting @ tick 23379948000 because target called exit() diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt index a102acf91..557ecc886 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt @@ -1,57 +1,57 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.023427 # Number of seconds simulated -sim_ticks 23426793000 # Number of ticks simulated -final_tick 23426793000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.023380 # Number of seconds simulated +sim_ticks 23379948000 # Number of ticks simulated +final_tick 23379948000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 128339 # Simulator instruction rate (inst/s) -host_op_rate 128339 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 35715987 # Simulator tick rate (ticks/s) -host_mem_usage 230140 # Number of bytes of host memory used -host_seconds 655.92 # Real time elapsed on the host +host_inst_rate 61366 # Simulator instruction rate (inst/s) +host_op_rate 61366 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 17043654 # Simulator tick rate (ticks/s) +host_mem_usage 277304 # Number of bytes of host memory used +host_seconds 1371.77 # Real time elapsed on the host sim_insts 84179709 # Number of instructions simulated sim_ops 84179709 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 195968 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 138624 # Number of bytes read from this memory -system.physmem.bytes_read::total 334592 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 195968 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 195968 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3062 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 2166 # Number of read requests responded to by this memory -system.physmem.num_reads::total 5228 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 8365123 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 5917327 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 14282450 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 8365123 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 8365123 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 8365123 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 5917327 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 14282450 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 5228 # Total number of read requests seen +system.physmem.bytes_read::cpu.inst 195840 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 138688 # Number of bytes read from this memory +system.physmem.bytes_read::total 334528 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 195840 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 195840 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3060 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 2167 # Number of read requests responded to by this memory +system.physmem.num_reads::total 5227 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 8376409 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 5931921 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 14308330 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 8376409 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 8376409 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 8376409 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 5931921 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 14308330 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 5227 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 5228 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 334592 # Total number of bytes read from memory +system.physmem.cpureqs 5227 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 334528 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 334592 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 334528 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 325 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 327 # Track reads on a per bank basis system.physmem.perBankRdReqs::1 362 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 326 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 312 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 285 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 246 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 295 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 327 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 311 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 286 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 244 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 297 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 308 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 299 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 282 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 281 # Track reads on a per bank basis system.physmem.perBankRdReqs::10 315 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 365 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 376 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 379 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 355 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 398 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 374 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 377 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 354 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 400 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 23426687000 # Total gap between requests +system.physmem.totGap 23379842000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 5228 # Categorize read packet sizes +system.physmem.readPktSize::6 5227 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes @@ -85,10 +85,10 @@ system.physmem.writePktSize::3 0 # Ca system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes system.physmem.writePktSize::6 0 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 3175 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1384 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 549 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 106 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 3182 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1372 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 547 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 112 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -149,56 +149,56 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.totQLat 28652250 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 133882250 # Sum of mem lat for all requests -system.physmem.totBusLat 26140000 # Total cycles spent in databus access -system.physmem.totBankLat 79090000 # Total cycles spent in bank access -system.physmem.avgQLat 5480.54 # Average queueing delay per request -system.physmem.avgBankLat 15128.16 # Average bank access latency per request +system.physmem.totQLat 29390250 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 134711500 # Sum of mem lat for all requests +system.physmem.totBusLat 26135000 # Total cycles spent in databus access +system.physmem.totBankLat 79186250 # Total cycles spent in bank access +system.physmem.avgQLat 5622.78 # Average queueing delay per request +system.physmem.avgBankLat 15149.46 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25608.69 # Average memory access latency -system.physmem.avgRdBW 14.28 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 25772.24 # Average memory access latency +system.physmem.avgRdBW 14.31 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 14.28 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 14.31 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.11 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 4452 # Number of row buffer hits during reads +system.physmem.readRowHits 4448 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 85.16 # Row buffer hit rate for reads +system.physmem.readRowHitRate 85.10 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 4481003.63 # Average gap between requests -system.cpu.branchPred.lookups 14862899 # Number of BP lookups -system.cpu.branchPred.condPredicted 10784279 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 925607 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 8448126 # Number of BTB lookups -system.cpu.branchPred.BTBHits 6969256 # Number of BTB hits +system.physmem.avgGap 4472898.79 # Average gap between requests +system.cpu.branchPred.lookups 14842140 # Number of BP lookups +system.cpu.branchPred.condPredicted 10766991 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 921197 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 8255704 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6953438 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 82.494698 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1468807 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 3068 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 84.225864 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1467825 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 3067 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 23133213 # DTB read hits -system.cpu.dtb.read_misses 193272 # DTB read misses +system.cpu.dtb.read_hits 23110097 # DTB read hits +system.cpu.dtb.read_misses 194589 # DTB read misses system.cpu.dtb.read_acv 2 # DTB read access violations -system.cpu.dtb.read_accesses 23326485 # DTB read accesses -system.cpu.dtb.write_hits 7072266 # DTB write hits -system.cpu.dtb.write_misses 1114 # DTB write misses -system.cpu.dtb.write_acv 4 # DTB write access violations -system.cpu.dtb.write_accesses 7073380 # DTB write accesses -system.cpu.dtb.data_hits 30205479 # DTB hits -system.cpu.dtb.data_misses 194386 # DTB misses -system.cpu.dtb.data_acv 6 # DTB access violations -system.cpu.dtb.data_accesses 30399865 # DTB accesses -system.cpu.itb.fetch_hits 14751258 # ITB hits +system.cpu.dtb.read_accesses 23304686 # DTB read accesses +system.cpu.dtb.write_hits 7067053 # DTB write hits +system.cpu.dtb.write_misses 1113 # DTB write misses +system.cpu.dtb.write_acv 6 # DTB write access violations +system.cpu.dtb.write_accesses 7068166 # DTB write accesses +system.cpu.dtb.data_hits 30177150 # DTB hits +system.cpu.dtb.data_misses 195702 # DTB misses +system.cpu.dtb.data_acv 8 # DTB access violations +system.cpu.dtb.data_accesses 30372852 # DTB accesses +system.cpu.itb.fetch_hits 14723480 # ITB hits system.cpu.itb.fetch_misses 97 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 14751355 # ITB accesses +system.cpu.itb.fetch_accesses 14723577 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -212,238 +212,238 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 389 # Number of system calls -system.cpu.numCycles 46853587 # number of cpu cycles simulated +system.cpu.numCycles 46759897 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 15478226 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 127086204 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14862899 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 8438063 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 22152522 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4487790 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 5536762 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 83 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 2724 # Number of stall cycles due to pending traps +system.cpu.fetch.icacheStallCycles 15452025 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 126885771 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14842140 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 8421263 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 22118402 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 4462593 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 5523983 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 69 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 2725 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 14751258 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 326039 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 46698540 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.721417 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.376215 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 14723480 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 324121 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 46604653 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.722599 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.376512 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 24546018 52.56% 52.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 2363136 5.06% 57.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1191999 2.55% 60.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 1747286 3.74% 63.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2758963 5.91% 69.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1151332 2.47% 72.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1219220 2.61% 74.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 775308 1.66% 76.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 10945278 23.44% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 24486251 52.54% 52.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 2361565 5.07% 57.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1190149 2.55% 60.16% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1742976 3.74% 63.90% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2754417 5.91% 69.81% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1149365 2.47% 72.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1217917 2.61% 74.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 773119 1.66% 76.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 10928894 23.45% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 46698540 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.317220 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.712411 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 17303274 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 4237001 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 20547487 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1094236 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3516542 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 2516790 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 12060 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 124092936 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 31896 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3516542 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 18446150 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 953596 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 7276 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 20476535 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 3298441 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 121253427 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 58 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 399455 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 2423561 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 89048453 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 157563733 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 147863840 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 9699893 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 46604653 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.317412 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.713560 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 17272805 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 4225851 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 20520611 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1089695 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3495691 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 2514029 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 12278 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 123910172 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 32104 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3495691 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 18413803 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 951839 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 7350 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 20446933 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 3289037 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 121090735 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 56 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 399536 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 2410998 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 88918567 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 157348562 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 147674536 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 9674026 # Number of floating rename lookups system.cpu.rename.CommittedMaps 68427361 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 20621092 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 715 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 706 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 8762124 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 25385907 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 8248290 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 2586709 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 908922 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 105520430 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1810 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 96627173 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 179301 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 20866432 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 15656081 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1421 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 46698540 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.069169 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.876778 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 20491206 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 720 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 712 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 8742624 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 25345876 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 8236695 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 2569867 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 913943 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 105383195 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1656 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 96551560 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 178239 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 20729473 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 15559619 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1267 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 46604653 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.071715 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.877215 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 12145462 26.01% 26.01% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 9347287 20.02% 46.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 8392983 17.97% 64.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 6295181 13.48% 77.48% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4922186 10.54% 88.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2865412 6.14% 94.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1725444 3.69% 97.85% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 796771 1.71% 99.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 207814 0.45% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 12094878 25.95% 25.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 9328666 20.02% 45.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 8376475 17.97% 63.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 6286526 13.49% 77.43% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4922367 10.56% 87.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2863469 6.14% 94.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1727619 3.71% 97.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 799385 1.72% 99.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 205268 0.44% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 46698540 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 46604653 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 188040 12.01% 12.01% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 12.01% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 12.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 192 0.01% 12.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 12.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 7132 0.46% 12.48% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 5753 0.37% 12.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 842663 53.82% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.67% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 443560 28.33% 95.00% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 78346 5.00% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 187515 11.95% 11.95% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 11.95% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 11.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 174 0.01% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 7228 0.46% 12.43% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 5644 0.36% 12.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 843061 53.75% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.53% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 446254 28.45% 94.98% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 78748 5.02% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 7 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 58768195 60.82% 60.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 479903 0.50% 61.32% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 58727382 60.82% 60.82% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 479803 0.50% 61.32% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.32% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2800414 2.90% 64.21% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 115399 0.12% 64.33% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 2387049 2.47% 66.80% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 311103 0.32% 67.13% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 759957 0.79% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.91% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 23849343 24.68% 92.59% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 7155484 7.41% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2798335 2.90% 64.22% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 115384 0.12% 64.34% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 2386573 2.47% 66.81% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 311072 0.32% 67.13% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 760041 0.79% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.92% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 23822951 24.67% 92.59% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 7149693 7.41% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 96627173 # Type of FU issued -system.cpu.iq.rate 2.062322 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1565686 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.016203 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 226574505 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 117655638 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 87117393 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 15123368 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 8767383 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 7066303 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 90201258 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 7991594 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1516780 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 96551560 # Type of FU issued +system.cpu.iq.rate 2.064837 # Inst issue rate +system.cpu.iq.fu_busy_cnt 1568624 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.016246 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 226343159 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 117415886 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 87055232 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 15111477 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 8732806 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 7062055 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 90134309 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 7985868 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1517472 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 5389709 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 18571 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 34473 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1747187 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 5349678 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 18734 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 34491 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1735592 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 10549 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1581 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 10525 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 1599 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3516542 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 131686 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 18180 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 115763317 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 371525 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 25385907 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 8248290 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1810 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2912 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 33 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 34473 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 538490 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 495901 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1034391 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 95392807 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 23326978 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1234366 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3495691 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 132330 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 18056 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 115618245 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 370442 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 25345876 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 8236695 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1656 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 2792 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 32 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 34491 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 533607 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 495069 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1028676 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 95323071 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 23305173 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1228489 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 10241077 # number of nop insts executed -system.cpu.iew.exec_refs 30400564 # number of memory reference insts executed -system.cpu.iew.exec_branches 12029650 # Number of branches executed -system.cpu.iew.exec_stores 7073586 # Number of stores executed -system.cpu.iew.exec_rate 2.035977 # Inst execution rate -system.cpu.iew.wb_sent 94705450 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 94183696 # cumulative count of insts written-back -system.cpu.iew.wb_producers 64505139 # num instructions producing a value -system.cpu.iew.wb_consumers 89892889 # num instructions consuming a value +system.cpu.iew.exec_nop 10233394 # number of nop insts executed +system.cpu.iew.exec_refs 30373541 # number of memory reference insts executed +system.cpu.iew.exec_branches 12020857 # Number of branches executed +system.cpu.iew.exec_stores 7068368 # Number of stores executed +system.cpu.iew.exec_rate 2.038565 # Inst execution rate +system.cpu.iew.wb_sent 94638543 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 94117287 # cumulative count of insts written-back +system.cpu.iew.wb_producers 64469301 # num instructions producing a value +system.cpu.iew.wb_consumers 89849772 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.010170 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.717578 # average fanout of values written-back +system.cpu.iew.wb_rate 2.012778 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.717523 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 23861264 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 23716139 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 389 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 913934 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 43181998 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.128272 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.745397 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 909447 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 43108962 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.131878 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.747863 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 16729209 38.74% 38.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 9919354 22.97% 61.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4482137 10.38% 72.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2267062 5.25% 77.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1606601 3.72% 81.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1122793 2.60% 83.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 721285 1.67% 85.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 818294 1.89% 87.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5515263 12.77% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 16687185 38.71% 38.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 9891500 22.95% 61.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4481461 10.40% 72.05% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2260770 5.24% 77.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1601496 3.71% 81.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1124303 2.61% 83.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 719465 1.67% 85.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 820222 1.90% 87.19% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5522560 12.81% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 43181998 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 43108962 # Number of insts commited each cycle system.cpu.commit.committedInsts 91903055 # Number of instructions committed system.cpu.commit.committedOps 91903055 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -454,192 +454,192 @@ system.cpu.commit.branches 10240685 # Nu system.cpu.commit.fp_insts 6862061 # Number of committed floating point instructions. system.cpu.commit.int_insts 79581076 # Number of committed integer instructions. system.cpu.commit.function_calls 1029620 # Number of function calls committed. -system.cpu.commit.bw_lim_events 5515263 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 5522560 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 153430014 # The number of ROB reads -system.cpu.rob.rob_writes 235069144 # The number of ROB writes -system.cpu.timesIdled 5265 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 155047 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 153204556 # The number of ROB reads +system.cpu.rob.rob_writes 234757733 # The number of ROB writes +system.cpu.timesIdled 5297 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 155244 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 84179709 # Number of Instructions Simulated system.cpu.committedOps 84179709 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 84179709 # Number of Instructions Simulated -system.cpu.cpi 0.556590 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.556590 # CPI: Total CPI of All Threads -system.cpu.ipc 1.796655 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.796655 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 129123035 # number of integer regfile reads -system.cpu.int_regfile_writes 70557439 # number of integer regfile writes -system.cpu.fp_regfile_reads 6190540 # number of floating regfile reads -system.cpu.fp_regfile_writes 6048182 # number of floating regfile writes -system.cpu.misc_regfile_reads 714455 # number of misc regfile reads +system.cpu.cpi 0.555477 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.555477 # CPI: Total CPI of All Threads +system.cpu.ipc 1.800254 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.800254 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 129030140 # number of integer regfile reads +system.cpu.int_regfile_writes 70506108 # number of integer regfile writes +system.cpu.fp_regfile_reads 6188141 # number of floating regfile reads +system.cpu.fp_regfile_writes 6043644 # number of floating regfile writes +system.cpu.misc_regfile_reads 714512 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.icache.replacements 9558 # number of replacements -system.cpu.icache.tagsinuse 1591.672723 # Cycle average of tags in use -system.cpu.icache.total_refs 14737290 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 11492 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 1282.395580 # Average number of references to valid blocks. +system.cpu.icache.replacements 9682 # number of replacements +system.cpu.icache.tagsinuse 1594.464074 # Cycle average of tags in use +system.cpu.icache.total_refs 14709198 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 11615 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 1266.396728 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1591.672723 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.777184 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.777184 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 14737290 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 14737290 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 14737290 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 14737290 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 14737290 # number of overall hits -system.cpu.icache.overall_hits::total 14737290 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 13967 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 13967 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 13967 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 13967 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 13967 # number of overall misses -system.cpu.icache.overall_misses::total 13967 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 317608000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 317608000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 317608000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 317608000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 317608000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 317608000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 14751257 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 14751257 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 14751257 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 14751257 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 14751257 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 14751257 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000947 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000947 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000947 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000947 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000947 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000947 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22739.886876 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 22739.886876 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 22739.886876 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 22739.886876 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 22739.886876 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 22739.886876 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 107 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 1594.464074 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.778547 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.778547 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 14709198 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 14709198 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 14709198 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 14709198 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 14709198 # number of overall hits +system.cpu.icache.overall_hits::total 14709198 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 14281 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 14281 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 14281 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 14281 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 14281 # number of overall misses +system.cpu.icache.overall_misses::total 14281 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 321909000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 321909000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 321909000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 321909000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 321909000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 321909000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 14723479 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 14723479 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 14723479 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 14723479 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 14723479 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 14723479 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000970 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000970 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000970 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000970 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000970 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000970 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22541.068553 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 22541.068553 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 22541.068553 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 22541.068553 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 22541.068553 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 22541.068553 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 93 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 5 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 21.400000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 18.600000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2475 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2475 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2475 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2475 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2475 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2475 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 11492 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 11492 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 11492 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 11492 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 11492 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 11492 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 240859500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 240859500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 240859500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 240859500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 240859500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 240859500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000779 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000779 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000779 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000779 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000779 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000779 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20958.884441 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20958.884441 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20958.884441 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 20958.884441 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20958.884441 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 20958.884441 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2666 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2666 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2666 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2666 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2666 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2666 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 11615 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 11615 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 11615 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 11615 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 11615 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 11615 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 242799000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 242799000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 242799000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 242799000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 242799000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 242799000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000789 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000789 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000789 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000789 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000789 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000789 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20903.917348 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20903.917348 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20903.917348 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 20903.917348 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20903.917348 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 20903.917348 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 2404.595595 # Cycle average of tags in use -system.cpu.l2cache.total_refs 8500 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 3590 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 2.367688 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 2409.273789 # Cycle average of tags in use +system.cpu.l2cache.total_refs 8624 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 3589 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 2.402898 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 17.668263 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 2005.213141 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 381.714191 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::writebacks 17.672119 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 2009.862780 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 381.738890 # Average occupied blocks per requestor system.cpu.l2cache.occ_percent::writebacks 0.000539 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.061194 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.011649 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.073382 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 8430 # number of ReadReq hits +system.cpu.l2cache.occ_percent::cpu.inst 0.061336 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.011650 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.073525 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 8555 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.data 55 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 8485 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 8610 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 109 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 109 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 8430 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 8555 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 81 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 8511 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 8430 # number of overall hits +system.cpu.l2cache.demand_hits::total 8636 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 8555 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 81 # number of overall hits -system.cpu.l2cache.overall_hits::total 8511 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3062 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 461 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 3523 # number of ReadReq misses +system.cpu.l2cache.overall_hits::total 8636 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3060 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 462 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 3522 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 1705 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 1705 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3062 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 2166 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 5228 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3062 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 2166 # number of overall misses -system.cpu.l2cache.overall_misses::total 5228 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 145060500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29177500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 174238000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 86397000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 86397000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 145060500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 115574500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 260635000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 145060500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 115574500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 260635000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 11492 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 516 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 12008 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 3060 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 2167 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 5227 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3060 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 2167 # number of overall misses +system.cpu.l2cache.overall_misses::total 5227 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 145628500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29406000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 175034500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 86459000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 86459000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 145628500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 115865000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 261493500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 145628500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 115865000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 261493500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 11615 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 517 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 12132 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 109 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 109 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1731 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1731 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 11492 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2247 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 13739 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 11492 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2247 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 13739 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.266446 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.893411 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.293388 # miss rate for ReadReq accesses +system.cpu.l2cache.demand_accesses::cpu.inst 11615 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2248 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 13863 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 11615 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2248 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 13863 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.263452 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.893617 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.290307 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.984980 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.984980 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.266446 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.963952 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.380523 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.266446 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.963952 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.380523 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47374.428478 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 63291.757050 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 49457.280727 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50672.727273 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50672.727273 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47374.428478 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53358.494922 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 49853.672533 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47374.428478 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53358.494922 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 49853.672533 # average overall miss latency +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.263452 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.963968 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.377047 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.263452 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.963968 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.377047 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47591.013072 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 63649.350649 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 49697.473027 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50709.090909 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50709.090909 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47591.013072 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53467.928011 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 50027.453606 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47591.013072 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53467.928011 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 50027.453606 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -648,178 +648,178 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3062 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 461 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 3523 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3060 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 462 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 3522 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1705 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 1705 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3062 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 2166 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 5228 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3062 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 2166 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 5228 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 106919101 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 23470588 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 130389689 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 65567128 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 65567128 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 106919101 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 89037716 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 195956817 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 106919101 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 89037716 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 195956817 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.266446 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.893411 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.293388 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3060 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 2167 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 5227 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3060 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 2167 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 5227 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 107517341 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 23686339 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 131203680 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 65625392 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 65625392 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 107517341 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 89311731 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 196829072 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 107517341 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 89311731 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 196829072 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.263452 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.893617 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.290307 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.984980 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.984980 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.266446 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.963952 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.380523 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.266446 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.963952 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.380523 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 34918.060418 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 50912.338395 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37010.981834 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38455.793548 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38455.793548 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 34918.060418 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41106.978763 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37482.176167 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 34918.060418 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41106.978763 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37482.176167 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.263452 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.963968 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.377047 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.263452 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.963968 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.377047 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35136.385948 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 51269.132035 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37252.606474 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38489.965982 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38489.965982 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35136.385948 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 41214.458237 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 37656.221925 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35136.385948 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 41214.458237 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 37656.221925 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 159 # number of replacements -system.cpu.dcache.tagsinuse 1459.874578 # Cycle average of tags in use -system.cpu.dcache.total_refs 28096546 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2247 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 12504.025812 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 1459.922825 # Cycle average of tags in use +system.cpu.dcache.total_refs 28072747 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2248 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 12487.876779 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 1459.874578 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.356415 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.356415 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 21603310 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 21603310 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 6493006 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 6493006 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 230 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 230 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 28096316 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 28096316 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 28096316 # number of overall hits -system.cpu.dcache.overall_hits::total 28096316 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1004 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1004 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 8097 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 8097 # number of WriteReq misses +system.cpu.dcache.occ_blocks::cpu.data 1459.922825 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.356426 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.356426 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 21579507 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 21579507 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 6493005 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 6493005 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 235 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 235 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 28072512 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 28072512 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 28072512 # number of overall hits +system.cpu.dcache.overall_hits::total 28072512 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1007 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1007 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 8098 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 8098 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 9101 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9101 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9101 # number of overall misses -system.cpu.dcache.overall_misses::total 9101 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 50487500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 50487500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 356466299 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 356466299 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 9105 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9105 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9105 # number of overall misses +system.cpu.dcache.overall_misses::total 9105 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 50924000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 50924000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 356653797 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 356653797 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 72000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 72000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 406953799 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 406953799 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 406953799 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 406953799 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 21604314 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 21604314 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 407577797 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 407577797 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 407577797 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 407577797 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 21580514 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 21580514 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 231 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 231 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 28105417 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 28105417 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 28105417 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 28105417 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000046 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000046 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001245 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.001245 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.004329 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.004329 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 236 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 236 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 28081617 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 28081617 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 28081617 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 28081617 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000047 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000047 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001246 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.001246 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.004237 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.004237 # miss rate for LoadLockedReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.000324 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.000324 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000324 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000324 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50286.354582 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 50286.354582 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44024.490429 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 44024.490429 # average WriteReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50570.009930 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 50570.009930 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44042.207582 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 44042.207582 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 44715.283925 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 44715.283925 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 44715.283925 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 44715.283925 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 14195 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 44764.173202 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 44764.173202 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 44764.173202 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 44764.173202 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 14165 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 327 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 330 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 43.409786 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 42.924242 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 109 # number of writebacks system.cpu.dcache.writebacks::total 109 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 489 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 489 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6366 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 6366 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 6855 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 6855 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 6855 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 6855 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 515 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 515 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 491 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 491 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6367 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 6367 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 6858 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 6858 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 6858 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 6858 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 516 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 516 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1731 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 1731 # number of WriteReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2246 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2246 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2246 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2246 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30190000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 30190000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 88528998 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 88528998 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 2247 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2247 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2247 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2247 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30419500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 30419500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 88590998 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 88590998 # number of WriteReq MSHR miss cycles system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 70000 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 70000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 118718998 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 118718998 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 118718998 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 118718998 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 119010498 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 119010498 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 119010498 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 119010498 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000266 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000266 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.004329 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.004329 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.004237 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.004237 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000080 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.000080 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000080 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000080 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58621.359223 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58621.359223 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51143.268631 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51143.268631 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58952.519380 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58952.519380 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51179.086077 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51179.086077 # average WriteReq mshr miss latency system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 70000 # average LoadLockedReq mshr miss latency system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52857.968833 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 52857.968833 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52857.968833 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 52857.968833 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52964.173565 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 52964.173565 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52964.173565 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 52964.173565 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini index 6de3cd63e..f27c400f3 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini @@ -511,6 +511,7 @@ type=CoherentBus block_size=64 clock=500 header_cycles=1 +system=system use_default_range=false width=32 master=system.cpu.l2cache.cpu_side @@ -543,6 +544,7 @@ type=CoherentBus block_size=64 clock=1000 header_cycles=1 +system=system use_default_range=false width=8 master=system.physmem.port @@ -550,25 +552,28 @@ slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] type=SimpleDRAM +activation_limit=4 addr_mapping=openmap banks_per_rank=8 +channels=1 clock=1000 conf_table_reported=false in_addr_map=true -lines_per_rowbuffer=64 -mem_sched_policy=fcfs +lines_per_rowbuffer=32 +mem_sched_policy=frfcfs null=false page_policy=open range=0:134217727 ranks_per_channel=2 read_buffer_size=32 -tBURST=4000 -tCL=14000 -tRCD=14000 +tBURST=5000 +tCL=13750 +tRCD=13750 tREFI=7800000 tRFC=300000 -tRP=14000 -tWTR=1000 +tRP=13750 +tWTR=7500 +tXAW=40000 write_buffer_size=32 write_thresh_perc=70 zero=false diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout index 0a969e442..7ea8b22e4 100755 --- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout @@ -3,8 +3,8 @@ Redirecting stderr to build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing/s gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2013 19:43:25 -gem5 started Jan 23 2013 21:30:01 +gem5 compiled Mar 26 2013 15:15:23 +gem5 started Mar 27 2013 03:01:21 gem5 executing on ribera.cs.wisc.edu command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing/smred.sav @@ -25,4 +25,4 @@ info: Increasing stack size by one page. 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 74148853000 because target called exit() +122 123 124 Exiting @ tick 74157495500 because target called exit() diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt index d2046c973..0198a0866 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt @@ -1,56 +1,56 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.074156 # Number of seconds simulated -sim_ticks 74155951500 # Number of ticks simulated -final_tick 74155951500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.074157 # Number of seconds simulated +sim_ticks 74157495500 # Number of ticks simulated +final_tick 74157495500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 102580 # Simulator instruction rate (inst/s) -host_op_rate 112316 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 44148416 # Simulator tick rate (ticks/s) -host_mem_usage 245240 # Number of bytes of host memory used -host_seconds 1679.70 # Real time elapsed on the host +host_inst_rate 51189 # Simulator instruction rate (inst/s) +host_op_rate 56047 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 22031117 # Simulator tick rate (ticks/s) +host_mem_usage 291420 # Number of bytes of host memory used +host_seconds 3366.03 # Real time elapsed on the host sim_insts 172303021 # Number of instructions simulated sim_ops 188656503 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 131776 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 112064 # Number of bytes read from this memory -system.physmem.bytes_read::total 243840 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 111936 # Number of bytes read from this memory +system.physmem.bytes_read::total 243712 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 131776 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 131776 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 2059 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1751 # Number of read requests responded to by this memory -system.physmem.num_reads::total 3810 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1777012 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1511194 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 3288205 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1777012 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1777012 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1777012 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1511194 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 3288205 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 3811 # Total number of read requests seen +system.physmem.num_reads::cpu.data 1749 # Number of read requests responded to by this memory +system.physmem.num_reads::total 3808 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1776975 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1509436 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 3286411 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1776975 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1776975 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1776975 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1509436 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3286411 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 3809 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen system.physmem.cpureqs 3811 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 243840 # Total number of bytes read from memory +system.physmem.bytesRead 243712 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 243840 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 243712 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 322 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 240 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 207 # Track reads on a per bank basis +system.physmem.neitherReadNorWrite 2 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 323 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 239 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 208 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 272 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 246 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 244 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 197 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 248 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 247 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 252 # Track reads on a per bank basis system.physmem.perBankRdReqs::8 233 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 244 # Track reads on a per bank basis system.physmem.perBankRdReqs::10 235 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 194 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 203 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 197 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 247 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 193 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 201 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 199 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 248 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 274 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 74155933000 # Total gap between requests +system.physmem.totGap 74157477000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 3811 # Categorize read packet sizes +system.physmem.readPktSize::6 3809 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes @@ -85,10 +85,10 @@ system.physmem.writePktSize::3 0 # Ca system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes system.physmem.writePktSize::6 0 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 2809 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 787 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 2784 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 808 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 160 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 46 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 48 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -149,14 +149,14 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.totQLat 17809500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 103882000 # Sum of mem lat for all requests -system.physmem.totBusLat 19055000 # Total cycles spent in databus access -system.physmem.totBankLat 67017500 # Total cycles spent in bank access -system.physmem.avgQLat 4673.18 # Average queueing delay per request -system.physmem.avgBankLat 17585.28 # Average bank access latency per request +system.physmem.totQLat 17510750 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 103435750 # Sum of mem lat for all requests +system.physmem.totBusLat 19045000 # Total cycles spent in databus access +system.physmem.totBankLat 66880000 # Total cycles spent in bank access +system.physmem.avgQLat 4597.20 # Average queueing delay per request +system.physmem.avgBankLat 17558.41 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 27258.46 # Average memory access latency +system.physmem.avgMemAccLat 27155.62 # Average memory access latency system.physmem.avgRdBW 3.29 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 3.29 # Average consumed read bandwidth in MB/s @@ -165,20 +165,20 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 3029 # Number of row buffer hits during reads +system.physmem.readRowHits 3021 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 79.48 # Row buffer hit rate for reads +system.physmem.readRowHitRate 79.31 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 19458392.29 # Average gap between requests -system.cpu.branchPred.lookups 94769609 # Number of BP lookups -system.cpu.branchPred.condPredicted 74778233 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 6277605 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 44694278 # Number of BTB lookups -system.cpu.branchPred.BTBHits 43050555 # Number of BTB hits +system.physmem.avgGap 19469014.70 # Average gap between requests +system.cpu.branchPred.lookups 94703867 # Number of BP lookups +system.cpu.branchPred.condPredicted 74722053 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 6280216 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 44664544 # Number of BTB lookups +system.cpu.branchPred.BTBHits 43035053 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 96.322297 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 4352672 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 88403 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 96.351712 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 4359745 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 88611 # Number of incorrect RAS predictions. system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -222,135 +222,135 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 400 # Number of system calls -system.cpu.numCycles 148311904 # number of cpu cycles simulated +system.cpu.numCycles 148314992 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 39646309 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 380172339 # Number of instructions fetch has processed -system.cpu.fetch.Branches 94769609 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 47403227 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 80367500 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 27273234 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 7195566 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 8 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 5621 # Number of stall cycles due to pending traps +system.cpu.fetch.icacheStallCycles 39662414 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 380030694 # Number of instructions fetch has processed +system.cpu.fetch.Branches 94703867 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 47394798 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 80357293 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 27270600 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 7200009 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 7 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 5243 # Number of stall cycles due to pending traps system.cpu.fetch.PendingQuiesceStallCycles 1 # Number of stall cycles due to pending quiesce instructions system.cpu.fetch.IcacheWaitRetryStallCycles 23 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 36841499 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 1830160 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 148194878 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.802185 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.152973 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 36857358 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 1832427 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 148199476 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.801422 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.152732 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 67997083 45.88% 45.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 5272996 3.56% 49.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 10535975 7.11% 56.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 10290073 6.94% 63.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 8651484 5.84% 69.33% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 6547502 4.42% 73.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 6243559 4.21% 77.96% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 8000119 5.40% 83.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 24656087 16.64% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 68011684 45.89% 45.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 5276203 3.56% 49.45% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 10540688 7.11% 56.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 10280783 6.94% 63.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 8654302 5.84% 69.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 6554085 4.42% 73.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 6244651 4.21% 77.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 7982798 5.39% 83.36% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 24654282 16.64% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 148194878 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.638989 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.563330 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 45496007 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 5866375 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 74802564 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1203257 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 20826675 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 14321536 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 164034 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 392763604 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 730055 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 20826675 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 50882111 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 721217 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 592672 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 70557397 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 4614806 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 371296733 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 36 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 341377 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 3661217 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 37 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 631671723 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 1581648558 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1564322118 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 17326440 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 148199476 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.638532 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.562322 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 45512613 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 5867522 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 74797201 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1201275 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 20820865 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 14305085 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 164111 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 392663870 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 738369 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 20820865 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 50901215 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 722150 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 593982 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 70547488 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 4613776 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 371203156 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 33 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 343152 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 3655877 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 29 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 631482556 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 1581281661 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1563963855 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 17317806 # Number of floating rename lookups system.cpu.rename.CommittedMaps 298044139 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 333627584 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 25019 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 25015 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 13027360 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 43001248 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 16425649 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 5676819 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 3663476 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 329185491 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 47072 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 249459953 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 787409 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 139507738 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 361963164 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1856 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 148194878 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.683324 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.761955 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 333438417 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 25133 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 25129 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 13026907 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 42996111 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 16422667 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 5676383 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 3667621 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 329112708 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 47143 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 249432965 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 790911 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 139431014 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 361763997 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1927 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 148199476 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.683089 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.761808 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 56034848 37.81% 37.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 22634456 15.27% 53.09% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 24811776 16.74% 69.83% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 20313354 13.71% 83.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12551343 8.47% 92.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 6515797 4.40% 96.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 4037298 2.72% 99.13% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1114310 0.75% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 181696 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 56042939 37.82% 37.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 22629719 15.27% 53.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 24820832 16.75% 69.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 20320046 13.71% 83.55% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12535804 8.46% 92.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 6521757 4.40% 96.40% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 4030887 2.72% 99.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1115815 0.75% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 181677 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 148194878 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 148199476 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 964655 38.37% 38.37% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 5597 0.22% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 38.59% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 98 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 963057 38.38% 38.38% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 5596 0.22% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 38.60% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 101 0.00% 38.60% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 38.60% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 38.60% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 38.60% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 38.60% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 47 0.00% 38.60% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 38.60% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 38.60% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 38.60% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1171629 46.60% 85.20% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 372002 14.80% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 51 0.00% 38.61% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 38.61% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 38.61% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 38.61% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 1167699 46.53% 85.14% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 372909 14.86% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 194901733 78.13% 78.13% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 979970 0.39% 78.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 194880762 78.13% 78.13% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 980286 0.39% 78.52% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 78.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 78.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 78.52% # Type of FU issued @@ -369,93 +369,93 @@ system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 78.52% # Ty system.cpu.iq.FU_type_0::SimdShift 0 0.00% 78.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 78.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 78.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 33123 0.01% 78.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 33071 0.01% 78.54% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 78.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 164480 0.07% 78.60% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 254950 0.10% 78.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 76426 0.03% 78.73% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 465883 0.19% 78.92% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 206474 0.08% 79.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 71858 0.03% 79.03% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 164429 0.07% 78.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 254305 0.10% 78.70% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 76429 0.03% 78.73% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 465674 0.19% 78.92% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 206396 0.08% 79.00% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 71854 0.03% 79.03% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 321 0.00% 79.03% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 38354449 15.37% 94.41% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 13950286 5.59% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 38348799 15.37% 94.41% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 13950639 5.59% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 249459953 # Type of FU issued -system.cpu.iq.rate 1.681995 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2514028 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010078 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 646678377 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 466567894 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 237899290 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 3737844 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 2190776 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 1842401 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 250099013 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 1874968 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 2006458 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 249432965 # Type of FU issued +system.cpu.iq.rate 1.681779 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2509413 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.010060 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 646629225 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 466421271 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 237868779 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 3736505 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 2188097 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 1840763 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 250067463 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 1874915 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 2006857 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 13151764 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 11904 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 18813 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 3781015 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 13146627 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 11917 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 18980 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 3778033 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 7 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.rescheduledLoads 10 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 104 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 20826675 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 16651 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 839 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 329249613 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 779131 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 43001248 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 16425649 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 24664 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 195 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 269 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 18813 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 3890202 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 3759917 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 7650119 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 242971028 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 36855113 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 6488925 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 20820865 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 17088 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 846 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 329176829 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 784787 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 42996111 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 16422667 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 24735 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 188 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 265 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 18980 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 3891833 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 3757719 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 7649552 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 242934999 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 36843669 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 6497966 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 17050 # number of nop insts executed -system.cpu.iew.exec_refs 50502517 # number of memory reference insts executed -system.cpu.iew.exec_branches 53426440 # Number of branches executed -system.cpu.iew.exec_stores 13647404 # Number of stores executed -system.cpu.iew.exec_rate 1.638244 # Inst execution rate -system.cpu.iew.wb_sent 240798946 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 239741691 # cumulative count of insts written-back -system.cpu.iew.wb_producers 148482444 # num instructions producing a value -system.cpu.iew.wb_consumers 267276214 # num instructions consuming a value +system.cpu.iew.exec_nop 16978 # number of nop insts executed +system.cpu.iew.exec_refs 50492106 # number of memory reference insts executed +system.cpu.iew.exec_branches 53412943 # Number of branches executed +system.cpu.iew.exec_stores 13648437 # Number of stores executed +system.cpu.iew.exec_rate 1.637967 # Inst execution rate +system.cpu.iew.wb_sent 240767037 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 239709542 # cumulative count of insts written-back +system.cpu.iew.wb_producers 148457899 # num instructions producing a value +system.cpu.iew.wb_consumers 267241195 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.616470 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.555539 # average fanout of values written-back +system.cpu.iew.wb_rate 1.616219 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.555520 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 140578703 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 140505920 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 45216 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 6124430 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 127368203 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.481303 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.186211 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 6126595 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 127378611 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.481182 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.186353 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 57677570 45.28% 45.28% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 31688766 24.88% 70.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 13782136 10.82% 80.98% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 7629564 5.99% 86.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 4377691 3.44% 90.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1320690 1.04% 91.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1704652 1.34% 92.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1310037 1.03% 93.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 7877097 6.18% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 57698651 45.30% 45.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 31675595 24.87% 70.16% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 13783953 10.82% 80.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 7631475 5.99% 86.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 4374952 3.43% 90.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1321227 1.04% 91.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1703973 1.34% 92.79% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1307096 1.03% 93.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 7881689 6.19% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 127368203 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 127378611 # Number of insts commited each cycle system.cpu.commit.committedInsts 172317409 # Number of instructions committed system.cpu.commit.committedOps 188670891 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -466,196 +466,200 @@ system.cpu.commit.branches 40300311 # Nu system.cpu.commit.fp_insts 1752310 # Number of committed floating point instructions. system.cpu.commit.int_insts 150106217 # Number of committed integer instructions. system.cpu.commit.function_calls 1848934 # Number of function calls committed. -system.cpu.commit.bw_lim_events 7877097 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 7881689 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 448735499 # The number of ROB reads -system.cpu.rob.rob_writes 679435154 # The number of ROB writes -system.cpu.timesIdled 2602 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 117026 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 448668532 # The number of ROB reads +system.cpu.rob.rob_writes 679284219 # The number of ROB writes +system.cpu.timesIdled 2567 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 115516 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 172303021 # Number of Instructions Simulated system.cpu.committedOps 188656503 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 172303021 # Number of Instructions Simulated -system.cpu.cpi 0.860762 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.860762 # CPI: Total CPI of All Threads -system.cpu.ipc 1.161761 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.161761 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1079459412 # number of integer regfile reads -system.cpu.int_regfile_writes 384885584 # number of integer regfile writes -system.cpu.fp_regfile_reads 2914044 # number of floating regfile reads -system.cpu.fp_regfile_writes 2498648 # number of floating regfile writes -system.cpu.misc_regfile_reads 54505090 # number of misc regfile reads +system.cpu.cpi 0.860780 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.860780 # CPI: Total CPI of All Threads +system.cpu.ipc 1.161737 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.161737 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1079304778 # number of integer regfile reads +system.cpu.int_regfile_writes 384845307 # number of integer regfile writes +system.cpu.fp_regfile_reads 2912671 # number of floating regfile reads +system.cpu.fp_regfile_writes 2496150 # number of floating regfile writes +system.cpu.misc_regfile_reads 54492663 # number of misc regfile reads system.cpu.misc_regfile_writes 820036 # number of misc regfile writes -system.cpu.icache.replacements 2367 # number of replacements -system.cpu.icache.tagsinuse 1349.329106 # Cycle average of tags in use -system.cpu.icache.total_refs 36836268 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 4097 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 8991.034415 # Average number of references to valid blocks. +system.cpu.icache.replacements 2376 # number of replacements +system.cpu.icache.tagsinuse 1350.566241 # Cycle average of tags in use +system.cpu.icache.total_refs 36852122 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 4106 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 8975.188018 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1349.329106 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.658852 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.658852 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 36836269 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 36836269 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 36836269 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 36836269 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 36836269 # number of overall hits -system.cpu.icache.overall_hits::total 36836269 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 5230 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 5230 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 5230 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 5230 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 5230 # number of overall misses -system.cpu.icache.overall_misses::total 5230 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 167188500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 167188500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 167188500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 167188500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 167188500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 167188500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 36841499 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 36841499 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 36841499 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 36841499 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 36841499 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 36841499 # number of overall (read+write) accesses +system.cpu.icache.occ_blocks::cpu.inst 1350.566241 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.659456 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.659456 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 36852123 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 36852123 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 36852123 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 36852123 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 36852123 # number of overall hits +system.cpu.icache.overall_hits::total 36852123 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 5235 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 5235 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 5235 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 5235 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 5235 # number of overall misses +system.cpu.icache.overall_misses::total 5235 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 167149000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 167149000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 167149000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 167149000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 167149000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 167149000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 36857358 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 36857358 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 36857358 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 36857358 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 36857358 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 36857358 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000142 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000142 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000142 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000142 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000142 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000142 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31967.208413 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 31967.208413 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 31967.208413 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 31967.208413 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 31967.208413 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 31967.208413 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 552 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31929.130850 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 31929.130850 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 31929.130850 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 31929.130850 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 31929.130850 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 31929.130850 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 608 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 16 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 34.500000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 38 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1129 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1129 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1129 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1129 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1129 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1129 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4101 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 4101 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 4101 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 4101 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 4101 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 4101 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 128471500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 128471500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 128471500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 128471500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 128471500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 128471500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000111 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000111 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000111 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000111 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000111 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000111 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 31326.871495 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31326.871495 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 31326.871495 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 31326.871495 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 31326.871495 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 31326.871495 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1123 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 1123 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 1123 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 1123 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 1123 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 1123 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4112 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 4112 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 4112 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 4112 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 4112 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 4112 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 128908500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 128908500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 128908500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 128908500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 128908500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 128908500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000112 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000112 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000112 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000112 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000112 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000112 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 31349.343385 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31349.343385 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 31349.343385 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 31349.343385 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 31349.343385 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 31349.343385 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 1970.907280 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2125 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 2740 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.775547 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 1970.529288 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2136 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 2737 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.780417 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 5.016873 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 1429.150441 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 536.739967 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.000153 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.043614 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.016380 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.060147 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 2035 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 89 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2124 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 18 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 18 # number of Writeback hits +system.cpu.l2cache.occ_blocks::writebacks 4.024044 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 1429.621147 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 536.884097 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.000123 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.043629 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.016384 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.060136 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 2045 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 90 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2135 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 19 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 19 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 9 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 9 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 2035 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 98 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2133 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 2035 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 98 # number of overall hits -system.cpu.l2cache.overall_hits::total 2133 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2065 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 687 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 2752 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 1076 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 1076 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2065 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1763 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 3828 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2065 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1763 # number of overall misses -system.cpu.l2cache.overall_misses::total 3828 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 104007500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 39870000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 143877500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 49709000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 49709000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 104007500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 89579000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 193586500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 104007500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 89579000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 193586500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 4100 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 776 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 4876 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 18 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 18 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1085 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1085 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 4100 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1861 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 5961 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 4100 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1861 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 5961 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.503659 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.885309 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.564397 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.991705 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.991705 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.503659 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.947340 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.642174 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.503659 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.947340 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.642174 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50366.828087 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58034.934498 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52281.068314 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 46197.955390 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 46197.955390 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50366.828087 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50810.550199 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50571.185998 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50366.828087 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50810.550199 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50571.185998 # average overall miss latency +system.cpu.l2cache.ReadExReq_hits::cpu.data 10 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 10 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 2045 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 100 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2145 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 2045 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 100 # number of overall hits +system.cpu.l2cache.overall_hits::total 2145 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2064 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 683 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 2747 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 1077 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 1077 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2064 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1760 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 3824 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2064 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 1760 # number of overall misses +system.cpu.l2cache.overall_misses::total 3824 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 104326000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 39339000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 143665000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 49436000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 49436000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 104326000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 88775000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 193101000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 104326000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 88775000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 193101000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 4109 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 773 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 4882 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 19 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 19 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 5 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 5 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1087 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1087 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 4109 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1860 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 5969 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 4109 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1860 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 5969 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.502312 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.883571 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.562679 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.400000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.400000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.990800 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.990800 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.502312 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.946237 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.640643 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.502312 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.946237 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.640643 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50545.542636 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57597.364568 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 52298.871496 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 45901.578459 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 45901.578459 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50545.542636 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50440.340909 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 50497.123431 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50545.542636 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50440.340909 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 50497.123431 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -664,169 +668,177 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 12 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 17 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 12 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 17 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 12 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 17 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 11 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 15 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 11 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 15 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 11 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 15 # number of overall MSHR hits system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2060 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 675 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 2735 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1076 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 1076 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 672 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 2732 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1077 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 1077 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 2060 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1751 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 3811 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1749 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 3809 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 2060 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1751 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 3811 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 78130246 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 30984758 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 109115004 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 36313866 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 36313866 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 78130246 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 67298624 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 145428870 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 78130246 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 67298624 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 145428870 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.502439 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.869845 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.560911 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.991705 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.991705 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.502439 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.940892 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.639322 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.502439 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.940892 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.639322 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37927.303883 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45903.345185 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39895.796709 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 33748.946097 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 33748.946097 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37927.303883 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38434.394061 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38160.291262 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37927.303883 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38434.394061 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38160.291262 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_misses::cpu.data 1749 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 3809 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 78499737 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 30515256 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 109014993 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 20002 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 20002 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 36053347 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 36053347 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 78499737 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 66568603 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 145068340 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 78499737 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 66568603 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 145068340 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.501339 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.869340 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.559607 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.400000 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.400000 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.990800 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.990800 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.501339 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.940323 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.638130 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.501339 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.940323 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.638130 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38106.668447 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45409.607143 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39902.998902 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 33475.716806 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 33475.716806 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38106.668447 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38060.950829 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38085.676030 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38106.668447 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38060.950829 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38085.676030 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 57 # number of replacements -system.cpu.dcache.tagsinuse 1410.136977 # Cycle average of tags in use -system.cpu.dcache.total_refs 46795714 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1861 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 25145.466953 # Average number of references to valid blocks. +system.cpu.dcache.replacements 61 # number of replacements +system.cpu.dcache.tagsinuse 1409.645291 # Cycle average of tags in use +system.cpu.dcache.total_refs 46783527 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1860 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 25152.433871 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 1410.136977 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.344272 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.344272 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 34394275 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 34394275 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 12356557 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 12356557 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 22472 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 22472 # number of LoadLockedReq hits +system.cpu.dcache.occ_blocks::cpu.data 1409.645291 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.344152 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.344152 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 34382093 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 34382093 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 12356549 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 12356549 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 22473 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 22473 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 22407 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 22407 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 46750832 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 46750832 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 46750832 # number of overall hits -system.cpu.dcache.overall_hits::total 46750832 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1904 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1904 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 7730 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 7730 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 46738642 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 46738642 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 46738642 # number of overall hits +system.cpu.dcache.overall_hits::total 46738642 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1903 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1903 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 7738 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 7738 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 9634 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9634 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9634 # number of overall misses -system.cpu.dcache.overall_misses::total 9634 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 93402000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 93402000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 306706496 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 306706496 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 9641 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9641 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9641 # number of overall misses +system.cpu.dcache.overall_misses::total 9641 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 93214000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 93214000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 305598496 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 305598496 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 102000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 102000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 400108496 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 400108496 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 400108496 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 400108496 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 34396179 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 34396179 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 398812496 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 398812496 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 398812496 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 398812496 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 34383996 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 34383996 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22474 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 22474 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22475 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 22475 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 22407 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 22407 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 46760466 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 46760466 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 46760466 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 46760466 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 46748283 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 46748283 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 46748283 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 46748283 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000055 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000055 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000625 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.000625 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000626 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.000626 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000089 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000089 # miss rate for LoadLockedReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.000206 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.000206 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000206 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000206 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49055.672269 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 49055.672269 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39677.425097 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 39677.425097 # average WriteReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48982.658960 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 48982.658960 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39493.214784 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 39493.214784 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 51000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 51000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 41530.879801 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 41530.879801 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 41530.879801 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 41530.879801 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 41366.299761 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 41366.299761 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 41366.299761 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 41366.299761 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 527 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 73 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 67 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs 40.538462 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 36.500000 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 33.500000 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 18 # number of writebacks -system.cpu.dcache.writebacks::total 18 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1127 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 1127 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6643 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 6643 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 19 # number of writebacks +system.cpu.dcache.writebacks::total 19 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1128 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 1128 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6648 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 6648 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 7770 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 7770 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 7770 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 7770 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 777 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 777 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1087 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1087 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1864 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1864 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1864 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1864 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 41603000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 41603000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 50879498 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 50879498 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 92482498 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 92482498 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 92482498 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 92482498 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_hits::cpu.data 7776 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 7776 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 7776 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 7776 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 775 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 775 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1090 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1090 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1865 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1865 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1865 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1865 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 41130000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 41130000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 50620998 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 50620998 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 91750998 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 91750998 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 91750998 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 91750998 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000023 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000088 # mshr miss rate for WriteReq accesses @@ -835,14 +847,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000040 system.cpu.dcache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000040 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53543.114543 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53543.114543 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46807.265869 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46807.265869 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49615.074034 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 49615.074034 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49615.074034 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 49615.074034 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53070.967742 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53070.967742 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46441.282569 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46441.282569 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49196.245576 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 49196.245576 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49196.245576 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 49196.245576 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout index 5fce4f36f..7157fcc8e 100755 --- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout +++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout @@ -3,8 +3,8 @@ Redirecting stderr to build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/s gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Mar 11 2013 13:21:48 -gem5 started Mar 11 2013 13:30:24 +gem5 compiled Mar 26 2013 15:13:59 +gem5 started Mar 26 2013 23:44:56 gem5 executing on ribera.cs.wisc.edu command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sav @@ -26,4 +26,4 @@ info: Increasing stack size by one page. 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 82877188500 because target called exit() +122 123 124 Exiting @ tick 82784332500 because target called exit() diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt index 7c1ec7886..fbc39fbab 100644 --- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt @@ -1,56 +1,56 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.082877 # Number of seconds simulated -sim_ticks 82877188500 # Number of ticks simulated -final_tick 82877188500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.082784 # Number of seconds simulated +sim_ticks 82784332500 # Number of ticks simulated +final_tick 82784332500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 45467 # Simulator instruction rate (inst/s) -host_op_rate 76207 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 28531656 # Simulator tick rate (ticks/s) -host_mem_usage 321540 # Number of bytes of host memory used -host_seconds 2904.75 # Real time elapsed on the host +host_inst_rate 28862 # Simulator instruction rate (inst/s) +host_op_rate 48376 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 18091276 # Simulator tick rate (ticks/s) +host_mem_usage 321848 # Number of bytes of host memory used +host_seconds 4575.93 # Real time elapsed on the host sim_insts 132071192 # Number of instructions simulated sim_ops 221362962 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 218496 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 124544 # Number of bytes read from this memory -system.physmem.bytes_read::total 343040 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 218496 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 218496 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3414 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1946 # Number of read requests responded to by this memory -system.physmem.num_reads::total 5360 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 2636383 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1502754 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 4139137 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2636383 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2636383 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2636383 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1502754 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4139137 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 5362 # Total number of read requests seen +system.physmem.bytes_read::cpu.inst 217728 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124352 # Number of bytes read from this memory +system.physmem.bytes_read::total 342080 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 217728 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 217728 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3402 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1943 # Number of read requests responded to by this memory +system.physmem.num_reads::total 5345 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 2630063 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1502120 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 4132183 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 2630063 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 2630063 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 2630063 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1502120 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4132183 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 5347 # Total number of read requests seen system.physmem.writeReqs 0 # Total number of write requests seen -system.physmem.cpureqs 5519 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 343040 # Total number of bytes read from memory +system.physmem.cpureqs 5510 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 342080 # Total number of bytes read from memory system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 343040 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 342080 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 157 # Reqs where no action is needed +system.physmem.neitherReadNorWrite 163 # Reqs where no action is needed system.physmem.perBankRdReqs::0 274 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 293 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 289 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 321 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 273 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 309 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 368 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 378 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 381 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 371 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 374 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 370 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 377 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 378 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 366 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 376 # Track reads on a per bank basis system.physmem.perBankRdReqs::10 367 # Track reads on a per bank basis system.physmem.perBankRdReqs::11 353 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 358 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 339 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 355 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 356 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 337 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 353 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 248 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis @@ -70,14 +70,14 @@ system.physmem.perBankWrReqs::14 0 # Tr system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 82877158000 # Total gap between requests +system.physmem.totGap 82784303000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 5362 # Categorize read packet sizes +system.physmem.readPktSize::6 5347 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes @@ -85,10 +85,10 @@ system.physmem.writePktSize::3 0 # Ca system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes system.physmem.writePktSize::6 0 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 4169 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 940 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 206 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 39 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4168 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 927 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 202 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 42 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 6 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -149,267 +149,267 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.totQLat 16751250 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 133128750 # Sum of mem lat for all requests -system.physmem.totBusLat 26810000 # Total cycles spent in databus access -system.physmem.totBankLat 89567500 # Total cycles spent in bank access -system.physmem.avgQLat 3124.07 # Average queueing delay per request -system.physmem.avgBankLat 16704.12 # Average bank access latency per request +system.physmem.totQLat 15985000 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 132177500 # Sum of mem lat for all requests +system.physmem.totBusLat 26735000 # Total cycles spent in databus access +system.physmem.totBankLat 89457500 # Total cycles spent in bank access +system.physmem.avgQLat 2989.53 # Average queueing delay per request +system.physmem.avgBankLat 16730.41 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 24828.19 # Average memory access latency -system.physmem.avgRdBW 4.14 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 24719.94 # Average memory access latency +system.physmem.avgRdBW 4.13 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 4.14 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 4.13 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 4540 # Number of row buffer hits during reads +system.physmem.readRowHits 4531 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 84.67 # Row buffer hit rate for reads +system.physmem.readRowHitRate 84.74 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 15456389.03 # Average gap between requests -system.cpu.branchPred.lookups 19990631 # Number of BP lookups -system.cpu.branchPred.condPredicted 19990631 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 2016236 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 13900591 # Number of BTB lookups -system.cpu.branchPred.BTBHits 13121041 # Number of BTB hits +system.physmem.avgGap 15482383.21 # Average gap between requests +system.cpu.branchPred.lookups 19946660 # Number of BP lookups +system.cpu.branchPred.condPredicted 19946660 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 2010176 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 13817098 # Number of BTB lookups +system.cpu.branchPred.BTBHits 13100139 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 94.391965 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 94.811074 # BTB Hit Percentage system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions. system.cpu.workload.num_syscalls 400 # Number of system calls -system.cpu.numCycles 165754378 # number of cpu cycles simulated +system.cpu.numCycles 165568666 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 25900956 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 219294156 # Number of instructions fetch has processed -system.cpu.fetch.Branches 19990631 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 13121041 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 57660261 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 17705629 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 66643848 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 251 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 1767 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 87 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 24505830 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 429319 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 165627301 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.187204 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.326012 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 25865179 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 219003921 # Number of instructions fetch has processed +system.cpu.fetch.Branches 19946660 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 13100139 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 57576020 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 17616732 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 66658067 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 301 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 2079 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 100 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 24478210 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 431162 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 165440333 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.186068 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.325239 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 109570790 66.16% 66.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3065879 1.85% 68.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2385245 1.44% 69.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2897287 1.75% 71.20% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 3451303 2.08% 73.28% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 3579914 2.16% 75.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 4327523 2.61% 78.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 2732307 1.65% 79.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 33617053 20.30% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 109457492 66.16% 66.16% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 3058910 1.85% 68.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2395088 1.45% 69.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2913515 1.76% 71.22% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 3447820 2.08% 73.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 3570209 2.16% 75.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 4310601 2.61% 78.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 2725404 1.65% 79.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 33561294 20.29% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 165627301 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.120604 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.323007 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 38796677 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 56675107 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 44775430 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 9959956 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 15420131 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 354106901 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 15420131 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 46276497 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 14977058 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 23177 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 46586117 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 42344321 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 345709417 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 99 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 18016892 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 22216647 # Number of times rename has blocked due to LSQ full +system.cpu.fetch.rateDist::total 165440333 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.120474 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.322738 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 38757375 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 56681760 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 44701919 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 9960692 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 15338587 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 353512832 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 15338587 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 46220216 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 14972536 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 23135 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 46536732 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 42349127 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 345185267 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 94 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 18050300 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 22188357 # Number of times rename has blocked due to LSQ full system.cpu.rename.FullRegisterEvents 104 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 399350509 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 961743278 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 951847615 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 9895663 # Number of floating rename lookups +system.cpu.rename.RenamedOperands 398793355 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 959907307 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 950110032 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 9797275 # Number of floating rename lookups system.cpu.rename.CommittedMaps 259428606 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 139921903 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1677 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1668 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 90545817 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 86819200 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 31825632 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 57864226 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 18806791 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 334068514 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 3610 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 267647923 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 253259 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 112254554 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 230842120 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 2365 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 165627301 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.615965 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.504012 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 139364749 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1689 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1679 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 90442233 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 86625401 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 31763472 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 57799485 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 18862046 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 333525036 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 3363 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 267505666 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 256796 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 111713410 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 229404022 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 2118 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 165440333 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.616931 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.504344 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 45188875 27.28% 27.28% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 46699909 28.20% 55.48% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 32907630 19.87% 75.35% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 19828708 11.97% 87.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 13197780 7.97% 95.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 4795004 2.90% 98.18% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2328707 1.41% 99.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 537256 0.32% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 143432 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 45064653 27.24% 27.24% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 46696636 28.23% 55.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 32890293 19.88% 75.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 19781835 11.96% 87.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 13196196 7.98% 95.28% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 4792802 2.90% 98.18% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2338024 1.41% 99.59% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 533151 0.32% 99.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 146743 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 165627301 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 165440333 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 131307 4.94% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.94% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 2258473 85.02% 89.96% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 266681 10.04% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 135867 5.09% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.09% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 2266939 84.88% 89.97% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 267901 10.03% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 1212174 0.45% 0.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 174292551 65.12% 65.57% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 65.57% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 1599486 0.60% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 67254766 25.13% 91.30% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 23288946 8.70% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 1212144 0.45% 0.45% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 174223829 65.13% 65.58% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 65.58% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.58% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 1597035 0.60% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.18% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 67207754 25.12% 91.30% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 23264904 8.70% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 267647923 # Type of FU issued -system.cpu.iq.rate 1.614726 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2656461 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.009925 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 698473214 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 441941062 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 260395422 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 5359653 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 4679108 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 2580004 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 266396647 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 2695563 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 19008282 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 267505666 # Type of FU issued +system.cpu.iq.rate 1.615678 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2670707 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.009984 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 698027148 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 440935220 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 260272326 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 5352020 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 4598390 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 2575188 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 266272654 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 2691575 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 19010388 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 30169613 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 29317 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 298845 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 11309915 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 29975814 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 29182 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 297064 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 11247755 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 49334 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 12 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 49364 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 7 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 15420131 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 575337 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 259825 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 334072124 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 191879 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 86819200 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 31825632 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1661 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 148151 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 27876 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 298845 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1178996 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 920787 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 2099783 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 264757229 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 66265318 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2890694 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 15338587 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 586618 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 254753 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 333528399 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 189186 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 86625401 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 31763472 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1668 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 142182 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 30086 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 297064 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1176748 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 915608 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 2092356 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 264614762 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 66222036 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2890904 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 89162320 # number of memory reference insts executed -system.cpu.iew.exec_branches 14609733 # Number of branches executed -system.cpu.iew.exec_stores 22897002 # Number of stores executed -system.cpu.iew.exec_rate 1.597286 # Inst execution rate -system.cpu.iew.wb_sent 263814551 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 262975426 # cumulative count of insts written-back -system.cpu.iew.wb_producers 212208096 # num instructions producing a value -system.cpu.iew.wb_consumers 375332869 # num instructions consuming a value +system.cpu.iew.exec_refs 89093330 # number of memory reference insts executed +system.cpu.iew.exec_branches 14607419 # Number of branches executed +system.cpu.iew.exec_stores 22871294 # Number of stores executed +system.cpu.iew.exec_rate 1.598218 # Inst execution rate +system.cpu.iew.wb_sent 263675320 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 262847514 # cumulative count of insts written-back +system.cpu.iew.wb_producers 212089133 # num instructions producing a value +system.cpu.iew.wb_consumers 375086159 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.586537 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.565386 # average fanout of values written-back +system.cpu.iew.wb_rate 1.587544 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.565441 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 112746099 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 112202846 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 1245 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 2016423 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 150207170 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.473718 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.941598 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 2010398 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 150101746 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.474753 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.942108 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 50947202 33.92% 33.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 57273647 38.13% 72.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 13797241 9.19% 81.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 12067854 8.03% 89.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 4154161 2.77% 92.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 2974218 1.98% 94.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1064553 0.71% 94.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1010133 0.67% 95.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 6918161 4.61% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 50823152 33.86% 33.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 57296396 38.17% 72.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 13814368 9.20% 81.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 12061169 8.04% 89.27% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 4147019 2.76% 92.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 2963443 1.97% 94.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1057939 0.70% 94.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1004682 0.67% 95.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 6933578 4.62% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 150207170 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 150101746 # Number of insts commited each cycle system.cpu.commit.committedInsts 132071192 # Number of instructions committed system.cpu.commit.committedOps 221362962 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -420,200 +420,200 @@ system.cpu.commit.branches 12326938 # Nu system.cpu.commit.fp_insts 2162459 # Number of committed floating point instructions. system.cpu.commit.int_insts 220339553 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 6918161 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 6933578 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 477398070 # The number of ROB reads -system.cpu.rob.rob_writes 683673273 # The number of ROB writes -system.cpu.timesIdled 2993 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 127077 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 476733976 # The number of ROB reads +system.cpu.rob.rob_writes 682504424 # The number of ROB writes +system.cpu.timesIdled 2963 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 128333 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 132071192 # Number of Instructions Simulated system.cpu.committedOps 221362962 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 132071192 # Number of Instructions Simulated -system.cpu.cpi 1.255038 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.255038 # CPI: Total CPI of All Threads -system.cpu.ipc 0.796789 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.796789 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 562793335 # number of integer regfile reads -system.cpu.int_regfile_writes 298868750 # number of integer regfile writes -system.cpu.fp_regfile_reads 3530164 # number of floating regfile reads -system.cpu.fp_regfile_writes 2239527 # number of floating regfile writes -system.cpu.misc_regfile_reads 137140339 # number of misc regfile reads +system.cpu.cpi 1.253632 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.253632 # CPI: Total CPI of All Threads +system.cpu.ipc 0.797682 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.797682 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 562551000 # number of integer regfile reads +system.cpu.int_regfile_writes 298759078 # number of integer regfile writes +system.cpu.fp_regfile_reads 3525668 # number of floating regfile reads +system.cpu.fp_regfile_writes 2235326 # number of floating regfile writes +system.cpu.misc_regfile_reads 137020971 # number of misc regfile reads system.cpu.misc_regfile_writes 845 # number of misc regfile writes -system.cpu.icache.replacements 4944 # number of replacements -system.cpu.icache.tagsinuse 1623.744998 # Cycle average of tags in use -system.cpu.icache.total_refs 24496606 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 6912 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 3544.069155 # Average number of references to valid blocks. +system.cpu.icache.replacements 4809 # number of replacements +system.cpu.icache.tagsinuse 1620.816173 # Cycle average of tags in use +system.cpu.icache.total_refs 24469178 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 6775 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 3611.686790 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1623.744998 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.792844 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.792844 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 24496606 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 24496606 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 24496606 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 24496606 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 24496606 # number of overall hits -system.cpu.icache.overall_hits::total 24496606 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 9224 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 9224 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 9224 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 9224 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 9224 # number of overall misses -system.cpu.icache.overall_misses::total 9224 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 273910997 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 273910997 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 273910997 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 273910997 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 273910997 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 273910997 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 24505830 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 24505830 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 24505830 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 24505830 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 24505830 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 24505830 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000376 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000376 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000376 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000376 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000376 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000376 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29695.468018 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 29695.468018 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 29695.468018 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 29695.468018 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 29695.468018 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 29695.468018 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 837 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 1620.816173 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.791414 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.791414 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 24469178 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 24469178 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 24469178 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 24469178 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 24469178 # number of overall hits +system.cpu.icache.overall_hits::total 24469178 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 9032 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 9032 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 9032 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 9032 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 9032 # number of overall misses +system.cpu.icache.overall_misses::total 9032 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 270256997 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 270256997 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 270256997 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 270256997 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 270256997 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 270256997 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 24478210 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 24478210 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 24478210 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 24478210 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 24478210 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 24478210 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000369 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000369 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000369 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000369 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000369 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000369 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29922.165301 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 29922.165301 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 29922.165301 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 29922.165301 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 29922.165301 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 29922.165301 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 940 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 27 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 31 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 34.814815 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2153 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2153 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2153 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2153 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2153 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2153 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 7071 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 7071 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 7071 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 7071 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 7071 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 7071 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 206824497 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 206824497 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 206824497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 206824497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 206824497 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 206824497 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000289 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000289 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000289 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000289 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000289 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000289 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29249.681375 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29249.681375 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29249.681375 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 29249.681375 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29249.681375 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 29249.681375 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2092 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2092 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2092 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2092 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2092 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2092 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 6940 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 6940 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 6940 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 6940 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 6940 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 6940 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 204869497 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 204869497 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 204869497 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 204869497 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 204869497 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 204869497 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000284 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000284 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000284 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000284 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000284 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000284 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29520.100432 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29520.100432 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29520.100432 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 29520.100432 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29520.100432 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 29520.100432 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 2531.083330 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3532 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 3809 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.927278 # Average number of references to valid blocks. +system.cpu.l2cache.tagsinuse 2523.720712 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3406 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 3795 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.897497 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 1.684861 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 2246.789003 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 282.609466 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.000051 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.068567 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.008625 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.077243 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 3499 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 29 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 3528 # number of ReadReq hits +system.cpu.l2cache.occ_blocks::writebacks 1.566236 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 2241.747095 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 280.407381 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.000048 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.068413 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.008557 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.077018 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 3374 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 28 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 3402 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 14 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 14 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits system.cpu.l2cache.ReadExReq_hits::cpu.data 7 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 7 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 3499 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 36 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 3535 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 3499 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 36 # number of overall hits -system.cpu.l2cache.overall_hits::total 3535 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3414 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 392 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 3806 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 157 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 157 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 1556 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 1556 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3414 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1948 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 5362 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3414 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1948 # number of overall misses -system.cpu.l2cache.overall_misses::total 5362 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 164604500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 23838500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 188443000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68684000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 68684000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 164604500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 92522500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 257127000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 164604500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 92522500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 257127000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 6913 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 421 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 7334 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_hits::cpu.inst 3374 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 35 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 3409 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 3374 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 35 # number of overall hits +system.cpu.l2cache.overall_hits::total 3409 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3402 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 390 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 3792 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 163 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 163 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 1555 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 1555 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3402 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1945 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 5347 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3402 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 1945 # number of overall misses +system.cpu.l2cache.overall_misses::total 5347 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 164029000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 23357500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 187386500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 68438500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 68438500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 164029000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 91796000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 255825000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 164029000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 91796000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 255825000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 6776 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 418 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 7194 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 14 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 14 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 158 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 158 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1563 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1563 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 6913 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1984 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 8897 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 6913 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1984 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 8897 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.493852 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.931116 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.518953 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.993671 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.993671 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.995521 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.995521 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.493852 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.981855 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.602675 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.493852 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.981855 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.602675 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48214.557704 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 60812.500000 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 49512.086180 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 44141.388175 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 44141.388175 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48214.557704 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 47496.149897 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 47953.562104 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48214.557704 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 47496.149897 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 47953.562104 # average overall miss latency +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 164 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 164 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1562 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1562 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 6776 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1980 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 8756 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 6776 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1980 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 8756 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.502066 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.933014 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.527106 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.993902 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.993902 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.995519 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.995519 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.502066 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.982323 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.610667 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.502066 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.982323 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.610667 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48215.461493 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59891.025641 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 49416.271097 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 44011.897106 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 44011.897106 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48215.461493 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 47195.886889 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 47844.585749 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48215.461493 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 47195.886889 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 47844.585749 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -622,150 +622,150 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3414 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 392 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 3806 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 157 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 157 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1556 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 1556 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3414 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1948 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 5362 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3414 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1948 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 5362 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 122263536 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 19005810 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 141269346 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1570157 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1570157 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 49028503 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 49028503 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 122263536 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 68034313 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 190297849 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 122263536 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 68034313 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 190297849 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.493852 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.931116 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.518953 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.993671 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.993671 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.995521 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.995521 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.493852 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.981855 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.602675 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.493852 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.981855 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.602675 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35812.400703 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 48484.209184 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37117.537047 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3402 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 390 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 3792 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 163 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 163 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1555 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 1555 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3402 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1945 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 5347 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3402 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1945 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 5347 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 121826276 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 18549059 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 140375335 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1630163 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1630163 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 48802001 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 48802001 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 121826276 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 67351060 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 189177336 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 121826276 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 67351060 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 189177336 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.502066 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.933014 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.527106 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.993902 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.993902 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.995519 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.995519 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.502066 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.982323 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.610667 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.502066 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.982323 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.610667 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35810.192828 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 47561.689744 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 37018.811973 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31509.320694 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31509.320694 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35812.400703 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34925.212012 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 35490.087467 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35812.400703 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34925.212012 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 35490.087467 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31383.923473 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31383.923473 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35810.192828 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34627.794344 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 35380.089022 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35810.192828 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34627.794344 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 35380.089022 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 55 # number of replacements -system.cpu.dcache.tagsinuse 1413.084187 # Cycle average of tags in use -system.cpu.dcache.total_refs 67612398 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1982 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 34113.217962 # Average number of references to valid blocks. +system.cpu.dcache.replacements 56 # number of replacements +system.cpu.dcache.tagsinuse 1411.878201 # Cycle average of tags in use +system.cpu.dcache.total_refs 67566613 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1978 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 34159.056117 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 1413.084187 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.344991 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.344991 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 47098181 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 47098181 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 20514009 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 20514009 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 67612190 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 67612190 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 67612190 # number of overall hits -system.cpu.dcache.overall_hits::total 67612190 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 831 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 831 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1722 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1722 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2553 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2553 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2553 # number of overall misses -system.cpu.dcache.overall_misses::total 2553 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 41843000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 41843000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 77380000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 77380000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 119223000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 119223000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 119223000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 119223000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 47099012 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 47099012 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.occ_blocks::cpu.data 1411.878201 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.344697 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.344697 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 47052408 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 47052408 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 20514004 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 20514004 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 67566412 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 67566412 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 67566412 # number of overall hits +system.cpu.dcache.overall_hits::total 67566412 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 800 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 800 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1727 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1727 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2527 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2527 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2527 # number of overall misses +system.cpu.dcache.overall_misses::total 2527 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 40244500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 40244500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 77286000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 77286000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 117530500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 117530500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 117530500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 117530500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 47053208 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 47053208 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 20515731 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 20515731 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 67614743 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 67614743 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 67614743 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 67614743 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000018 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000018 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 67568939 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 67568939 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 67568939 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 67568939 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000017 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000017 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000084 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.000084 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.000038 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.000038 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.000038 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.000038 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50352.587244 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 50352.587244 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44936.120790 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 44936.120790 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 46699.177438 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 46699.177438 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 46699.177438 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 46699.177438 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 70 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.000037 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.000037 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.000037 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.000037 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50305.625000 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 50305.625000 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44751.592357 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 44751.592357 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 46509.893154 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 46509.893154 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 46509.893154 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 46509.893154 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 35 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 23.333333 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 17.500000 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 14 # number of writebacks system.cpu.dcache.writebacks::total 14 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 410 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 410 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 382 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 382 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 1 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 411 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 411 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 411 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 411 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 421 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 421 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1721 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1721 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2142 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2142 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2142 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2142 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24554500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 24554500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 73902500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 73902500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 98457000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 98457000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 98457000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 98457000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_hits::cpu.data 383 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 383 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 383 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 383 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 418 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 418 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1726 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1726 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2144 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2144 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2144 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2144 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24060000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 24060000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 73798500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 73798500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 97858500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 97858500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 97858500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 97858500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000009 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for WriteReq accesses @@ -774,14 +774,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000032 system.cpu.dcache.demand_mshr_miss_rate::total 0.000032 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000032 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000032 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58324.228029 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58324.228029 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42941.603719 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42941.603719 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45964.985994 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 45964.985994 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45964.985994 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 45964.985994 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57559.808612 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57559.808612 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42756.952491 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42756.952491 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45642.957090 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 45642.957090 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45642.957090 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 45642.957090 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |