diff options
| author | Nilay Vaish <nilay@cs.wisc.edu> | 2015-09-15 08:14:09 -0500 |
|---|---|---|
| committer | Nilay Vaish <nilay@cs.wisc.edu> | 2015-09-15 08:14:09 -0500 |
| commit | 0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e (patch) | |
| tree | 45d559d0511bdca749a08a2f42eeafdcf25739cf /tests/long/se/70.twolf | |
| parent | 3de9def6c1ad38d6a5068b07512cbefffafcb758 (diff) | |
| download | gem5-0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e.tar.xz | |
stats: updates due to recent changesets including d0934b57735a
Diffstat (limited to 'tests/long/se/70.twolf')
14 files changed, 2164 insertions, 2550 deletions
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini index 459f492af..5ec95ce79 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini +++ b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/config.ini @@ -125,7 +125,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -548,7 +548,7 @@ eventq_index=0 opClass=InstPrefetch [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -597,7 +597,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr index de77515a1..f0a9a7c93 100755 --- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr +++ b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simerr @@ -1,3 +1,4 @@ +warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Prefetch instructions in Alpha do not do anything warn: Prefetch instructions in Alpha do not do anything diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout index 4d57fab87..606ce3744 100644..100755 --- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout +++ b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/simout @@ -3,12 +3,11 @@ Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-t gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled May 7 2014 10:41:53 -gem5 started May 7 2014 15:05:33 -gem5 executing on cz3212c2d7 -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing -Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/smred.sav -Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing/smred.sv2 +gem5 compiled Sep 14 2015 20:54:01 +gem5 started Sep 14 2015 20:55:41 +gem5 executing on ribera.cs.wisc.edu +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/minor-timing + Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. @@ -25,4 +24,4 @@ Authors: Carl Sechen, Bill Swartz 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 51810251500 because target called exit() +122 123 124 Exiting @ tick 51910606500 because target called exit() diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt index f4338fb5a..5fb393485 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt @@ -1,57 +1,57 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.052057 # Number of seconds simulated -sim_ticks 52057006500 # Number of ticks simulated -final_tick 52057006500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.051911 # Number of seconds simulated +sim_ticks 51910606500 # Number of ticks simulated +final_tick 51910606500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 338250 # Simulator instruction rate (inst/s) -host_op_rate 338250 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 191596351 # Simulator tick rate (ticks/s) -host_mem_usage 300296 # Number of bytes of host memory used -host_seconds 271.70 # Real time elapsed on the host +host_inst_rate 229005 # Simulator instruction rate (inst/s) +host_op_rate 229005 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 129351336 # Simulator tick rate (ticks/s) +host_mem_usage 295204 # Number of bytes of host memory used +host_seconds 401.31 # Real time elapsed on the host sim_insts 91903089 # Number of instructions simulated sim_ops 91903089 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 202816 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 202752 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 137664 # Number of bytes read from this memory -system.physmem.bytes_read::total 340480 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 202816 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 202816 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3169 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 340416 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 202752 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 202752 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3168 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 2151 # Number of read requests responded to by this memory -system.physmem.num_reads::total 5320 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 3896037 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2644486 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 6540522 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 3896037 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 3896037 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 3896037 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2644486 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 6540522 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 5320 # Number of read requests accepted +system.physmem.num_reads::total 5319 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 3905791 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2651944 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 6557735 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 3905791 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 3905791 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 3905791 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2651944 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 6557735 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 5319 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 5320 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 5319 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 340480 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 340416 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 340480 # Total read bytes from the system interface side +system.physmem.bytesReadSys 340416 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 469 # Per bank write bursts system.physmem.perBankRdBursts::1 295 # Per bank write bursts -system.physmem.perBankRdBursts::2 307 # Per bank write bursts +system.physmem.perBankRdBursts::2 308 # Per bank write bursts system.physmem.perBankRdBursts::3 524 # Per bank write bursts system.physmem.perBankRdBursts::4 224 # Per bank write bursts system.physmem.perBankRdBursts::5 238 # Per bank write bursts system.physmem.perBankRdBursts::6 222 # Per bank write bursts system.physmem.perBankRdBursts::7 289 # Per bank write bursts -system.physmem.perBankRdBursts::8 252 # Per bank write bursts +system.physmem.perBankRdBursts::8 251 # Per bank write bursts system.physmem.perBankRdBursts::9 282 # Per bank write bursts -system.physmem.perBankRdBursts::10 255 # Per bank write bursts +system.physmem.perBankRdBursts::10 254 # Per bank write bursts system.physmem.perBankRdBursts::11 261 # Per bank write bursts system.physmem.perBankRdBursts::12 410 # Per bank write bursts system.physmem.perBankRdBursts::13 344 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 52056919000 # Total gap between requests +system.physmem.totGap 51910519000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 5320 # Read request sizes (log2) +system.physmem.readPktSize::6 5319 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4923 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 378 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4921 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 379 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 19 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 973 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 348.809866 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 215.712248 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 326.458818 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 301 30.94% 30.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 209 21.48% 52.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 98 10.07% 62.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 92 9.46% 71.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 72 7.40% 79.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 45 4.62% 83.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 24 2.47% 86.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 19 1.95% 88.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 113 11.61% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 973 # Bytes accessed per row activation -system.physmem.totQLat 31528250 # Total ticks spent queuing -system.physmem.totMemAccLat 131278250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 26600000 # Total ticks spent in databus transfers -system.physmem.avgQLat 5926.36 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 979 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 346.541369 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 213.036393 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 328.369108 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 309 31.56% 31.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 207 21.14% 52.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 105 10.73% 63.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 89 9.09% 72.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 71 7.25% 79.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 31 3.17% 82.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 27 2.76% 85.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 27 2.76% 88.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 113 11.54% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 979 # Bytes accessed per row activation +system.physmem.totQLat 35331250 # Total ticks spent queuing +system.physmem.totMemAccLat 135062500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 26595000 # Total ticks spent in databus transfers +system.physmem.avgQLat 6642.46 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24676.36 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 6.54 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 25392.46 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 6.56 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 6.54 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 6.56 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.05 # Data bus utilization in percentage @@ -216,70 +216,70 @@ system.physmem.busUtilRead 0.05 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 4340 # Number of row buffer hits during reads +system.physmem.readRowHits 4332 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.58 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.44 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 9785135.15 # Average gap between requests -system.physmem.pageHitRate 81.58 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 3492720 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1905750 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 19843200 # Energy for read commands per rank (pJ) +system.physmem.avgGap 9759450.84 # Average gap between requests +system.physmem.pageHitRate 81.44 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 3507840 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1914000 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 19835400 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3399723600 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 1761174315 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 29685915000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 34872054585 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.954967 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 49382007750 # Time in different power states -system.physmem_0.memoryStateTime::REF 1738100000 # Time in different power states +system.physmem_0.refreshEnergy 3390060960 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1735578180 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 29619604500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 34770500880 # Total energy per rank (pJ) +system.physmem_0.averagePower 669.907929 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 49271576750 # Time in different power states +system.physmem_0.memoryStateTime::REF 1733160000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 931384250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 898679500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3825360 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2087250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 21231600 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 3848040 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2099625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 21216000 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3399723600 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1805818995 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 29646744750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 34879431555 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.096868 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 49317281000 # Time in different power states -system.physmem_1.memoryStateTime::REF 1738100000 # Time in different power states +system.physmem_1.refreshEnergy 3390060960 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1825261695 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 29540934750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 34783421070 # Total energy per rank (pJ) +system.physmem_1.averagePower 670.156857 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 49142723000 # Time in different power states +system.physmem_1.memoryStateTime::REF 1733160000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 996955000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1030068000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 11466165 # Number of BP lookups -system.cpu.branchPred.condPredicted 8229222 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 788767 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 6698071 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5372970 # Number of BTB hits +system.cpu.branchPred.lookups 11441088 # Number of BP lookups +system.cpu.branchPred.condPredicted 8207826 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 765853 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 6077536 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5340604 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.216677 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1174312 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 87.874494 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1173808 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 216 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 20431374 # DTB read hits -system.cpu.dtb.read_misses 46957 # DTB read misses +system.cpu.dtb.read_hits 20417089 # DTB read hits +system.cpu.dtb.read_misses 43350 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 20478331 # DTB read accesses -system.cpu.dtb.write_hits 6580300 # DTB write hits -system.cpu.dtb.write_misses 270 # DTB write misses +system.cpu.dtb.read_accesses 20460439 # DTB read accesses +system.cpu.dtb.write_hits 6579898 # DTB write hits +system.cpu.dtb.write_misses 278 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 6580570 # DTB write accesses -system.cpu.dtb.data_hits 27011674 # DTB hits -system.cpu.dtb.data_misses 47227 # DTB misses +system.cpu.dtb.write_accesses 6580176 # DTB write accesses +system.cpu.dtb.data_hits 26996987 # DTB hits +system.cpu.dtb.data_misses 43628 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 27058901 # DTB accesses -system.cpu.itb.fetch_hits 23067346 # ITB hits -system.cpu.itb.fetch_misses 89 # ITB misses +system.cpu.dtb.data_accesses 27040615 # DTB accesses +system.cpu.itb.fetch_hits 22953519 # ITB hits +system.cpu.itb.fetch_misses 90 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 23067435 # ITB accesses +system.cpu.itb.fetch_accesses 22953609 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,67 +293,67 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 389 # Number of system calls -system.cpu.numCycles 104114013 # number of cpu cycles simulated +system.cpu.numCycles 103821213 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 91903089 # Number of instructions committed system.cpu.committedOps 91903089 # Number of ops (including micro ops) committed -system.cpu.discardedOps 2234090 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 2183676 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.132867 # CPI: cycles per instruction -system.cpu.ipc 0.882716 # IPC: instructions per cycle -system.cpu.tickCycles 102384742 # Number of cycles that the object actually ticked -system.cpu.idleCycles 1729271 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.129681 # CPI: cycles per instruction +system.cpu.ipc 0.885205 # IPC: instructions per cycle +system.cpu.tickCycles 102104321 # Number of cycles that the object actually ticked +system.cpu.idleCycles 1716892 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 157 # number of replacements -system.cpu.dcache.tags.tagsinuse 1448.483845 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 26587292 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 1447.424804 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 26573200 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 2230 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11922.552466 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11916.233184 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 1448.483845 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.353634 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.353634 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 1447.424804 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.353375 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.353375 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 2073 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 19 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 43 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 226 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 227 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 405 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 1380 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 1379 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.506104 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 53183674 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 53183674 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 20089099 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20089099 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 53155492 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 53155492 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 20075007 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20075007 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 6498193 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 6498193 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 26587292 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 26587292 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 26587292 # number of overall hits -system.cpu.dcache.overall_hits::total 26587292 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 520 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 520 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 26573200 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 26573200 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 26573200 # number of overall hits +system.cpu.dcache.overall_hits::total 26573200 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 521 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 521 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 2910 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 2910 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 3430 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3430 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3430 # number of overall misses -system.cpu.dcache.overall_misses::total 3430 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 40189000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 40189000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 213917000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 213917000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 254106000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 254106000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 254106000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 254106000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 20089619 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20089619 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 3431 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3431 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3431 # number of overall misses +system.cpu.dcache.overall_misses::total 3431 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 40212500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 40212500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 214035000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 214035000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 254247500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 254247500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 254247500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 254247500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 20075528 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20075528 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 26590722 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 26590722 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 26590722 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 26590722 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 26576631 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 26576631 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 26576631 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 26576631 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000026 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000026 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000448 # miss rate for WriteReq accesses @@ -362,14 +362,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000129 system.cpu.dcache.demand_miss_rate::total 0.000129 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000129 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000129 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77286.538462 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 77286.538462 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73510.996564 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 73510.996564 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 74083.381924 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 74083.381924 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 74083.381924 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 74083.381924 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77183.301344 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 77183.301344 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73551.546392 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 73551.546392 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 74103.031186 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 74103.031186 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 74103.031186 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 74103.031186 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -380,14 +380,14 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 107 # number of writebacks system.cpu.dcache.writebacks::total 107 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 35 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 35 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 36 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 36 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1165 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 1165 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1200 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1200 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1200 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1200 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1201 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1201 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1201 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1201 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 485 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 485 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1745 # number of WriteReq MSHR misses @@ -396,14 +396,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 2230 system.cpu.dcache.demand_mshr_misses::total 2230 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 2230 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 2230 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36729500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 36729500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 130660500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 130660500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 167390000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 167390000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 167390000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 167390000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 37107000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 37107000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 131707500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 131707500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 168814500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 168814500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 168814500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 168814500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000268 # mshr miss rate for WriteReq accesses @@ -412,69 +412,69 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000084 system.cpu.dcache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75730.927835 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75730.927835 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74877.077364 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74877.077364 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75062.780269 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75062.780269 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75062.780269 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75062.780269 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76509.278351 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76509.278351 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75477.077364 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75477.077364 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75701.569507 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 75701.569507 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75701.569507 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 75701.569507 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 13848 # number of replacements -system.cpu.icache.tags.tagsinuse 1641.495432 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 23051532 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 15813 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 1457.758300 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 13850 # number of replacements +system.cpu.icache.tags.tagsinuse 1640.456656 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 22937703 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 15815 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 1450.376415 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1641.495432 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.801511 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.801511 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1640.456656 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.801004 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.801004 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1965 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 143 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 668 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 149 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 950 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 144 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 671 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 150 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 946 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.959473 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 46150505 # Number of tag accesses -system.cpu.icache.tags.data_accesses 46150505 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 23051532 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 23051532 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 23051532 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 23051532 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 23051532 # number of overall hits -system.cpu.icache.overall_hits::total 23051532 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 15814 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 15814 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 15814 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 15814 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 15814 # number of overall misses -system.cpu.icache.overall_misses::total 15814 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 406574500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 406574500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 406574500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 406574500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 406574500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 406574500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 23067346 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 23067346 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 23067346 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 23067346 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 23067346 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 23067346 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000686 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000686 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000686 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000686 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000686 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000686 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25709.782471 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 25709.782471 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 25709.782471 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 25709.782471 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 25709.782471 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 25709.782471 # average overall miss latency +system.cpu.icache.tags.tag_accesses 45922853 # Number of tag accesses +system.cpu.icache.tags.data_accesses 45922853 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 22937703 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 22937703 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 22937703 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 22937703 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 22937703 # number of overall hits +system.cpu.icache.overall_hits::total 22937703 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 15816 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 15816 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 15816 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 15816 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 15816 # number of overall misses +system.cpu.icache.overall_misses::total 15816 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 408931500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 408931500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 408931500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 408931500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 408931500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 408931500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 22953519 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 22953519 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 22953519 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 22953519 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 22953519 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 22953519 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000689 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000689 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000689 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000689 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000689 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000689 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25855.557663 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 25855.557663 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 25855.557663 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 25855.557663 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 25855.557663 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 25855.557663 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -483,129 +483,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15814 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 15814 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 15814 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 15814 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 15814 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 15814 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 390761500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 390761500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 390761500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 390761500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 390761500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 390761500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000686 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000686 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000686 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000686 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24709.845706 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24709.845706 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24709.845706 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 24709.845706 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24709.845706 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 24709.845706 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15816 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 15816 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 15816 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 15816 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 15816 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 15816 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 393116500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 393116500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 393116500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 393116500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 393116500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 393116500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000689 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000689 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000689 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000689 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000689 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000689 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24855.620890 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24855.620890 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24855.620890 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 24855.620890 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24855.620890 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 24855.620890 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 2480.527759 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 26609 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 3667 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 7.256340 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 2477.794194 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 26614 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 3666 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.259684 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 17.782066 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2101.767657 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 360.978036 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 17.781001 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2100.046720 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 359.966473 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.000543 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064141 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.011016 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.075700 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 3667 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064088 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.010985 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.075616 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 3666 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 143 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 769 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 182 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2507 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.111908 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 261796 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 261796 # Number of data accesses +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 770 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 183 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2505 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.111877 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 261827 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 261827 # Number of data accesses system.cpu.l2cache.Writeback_hits::writebacks 107 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 107 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 12644 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 12644 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 12647 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 12647 # number of ReadCleanReq hits system.cpu.l2cache.ReadSharedReq_hits::cpu.data 53 # number of ReadSharedReq hits system.cpu.l2cache.ReadSharedReq_hits::total 53 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 12644 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 12647 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 79 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 12723 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 12644 # number of overall hits +system.cpu.l2cache.demand_hits::total 12726 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 12647 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 79 # number of overall hits -system.cpu.l2cache.overall_hits::total 12723 # number of overall hits +system.cpu.l2cache.overall_hits::total 12726 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 1719 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 1719 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3169 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 3169 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3168 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 3168 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 432 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 432 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3169 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 3168 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 2151 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 5320 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3169 # number of overall misses +system.cpu.l2cache.demand_misses::total 5319 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3168 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 2151 # number of overall misses -system.cpu.l2cache.overall_misses::total 5320 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 127770000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 127770000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 234279500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 234279500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 35439500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 35439500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 234279500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 163209500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 397489000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 234279500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 163209500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 397489000 # number of overall miss cycles +system.cpu.l2cache.overall_misses::total 5319 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 128817000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 128817000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 236600000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 236600000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 35817000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 35817000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 236600000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 164634000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 401234000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 236600000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 164634000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 401234000 # number of overall miss cycles system.cpu.l2cache.Writeback_accesses::writebacks 107 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 107 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1745 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1745 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15813 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 15813 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15815 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 15815 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 485 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::total 485 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 15813 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 15815 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 2230 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 18043 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 15813 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 18045 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 15815 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 2230 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 18043 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 18045 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985100 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.985100 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.200405 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.200405 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.200316 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.200316 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.890722 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.890722 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.200405 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.200316 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.964574 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.294851 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.200405 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.294763 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.200316 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.964574 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.294851 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74328.097731 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74328.097731 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73928.526349 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73928.526349 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82035.879630 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82035.879630 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73928.526349 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75876.104138 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74715.977444 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73928.526349 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75876.104138 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74715.977444 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.294763 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74937.172775 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74937.172775 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74684.343434 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74684.343434 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82909.722222 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82909.722222 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74684.343434 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76538.354254 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75434.104155 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74684.343434 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76538.354254 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75434.104155 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -616,106 +616,106 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1719 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 1719 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3169 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3169 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3168 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3168 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 432 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 432 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3169 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3168 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 2151 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 5320 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3169 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 5319 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3168 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 2151 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 5320 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 110580000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 110580000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 202589500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 202589500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31119500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31119500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 202589500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 141699500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 344289000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 202589500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 141699500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 344289000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 5319 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 111627000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 111627000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 204920000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 204920000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31497000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31497000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 204920000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 143124000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 348044000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 204920000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 143124000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 348044000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985100 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985100 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.200405 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.200405 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.200316 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.200316 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.890722 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.890722 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200405 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200316 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964574 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.294851 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200405 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.294763 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200316 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964574 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.294851 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64328.097731 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64328.097731 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63928.526349 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63928.526349 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72035.879630 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72035.879630 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63928.526349 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65876.104138 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64715.977444 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63928.526349 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65876.104138 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64715.977444 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.294763 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64937.172775 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64937.172775 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64684.343434 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64684.343434 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72909.722222 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72909.722222 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64684.343434 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66538.354254 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65434.104155 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64684.343434 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66538.354254 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65434.104155 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 16298 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 16300 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 107 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 13898 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 13900 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1745 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1745 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 15813 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 15815 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadSharedReq 485 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45474 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45480 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4617 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 50091 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1012032 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 50097 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1012160 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 149568 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 1161600 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 1161728 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 32048 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 32052 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 32048 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 32052 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 32048 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 16131000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 32052 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 16133000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 23719500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 23722500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 3345000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadResp 3601 # Transaction distribution +system.membus.trans_dist::ReadResp 3600 # Transaction distribution system.membus.trans_dist::ReadExReq 1719 # Transaction distribution system.membus.trans_dist::ReadExResp 1719 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 3601 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10640 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 10640 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 340480 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 340480 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 3600 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10638 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 10638 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 340416 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 340416 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 5320 # Request fanout histogram +system.membus.snoop_fanout::samples 5319 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 5320 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 5319 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 5320 # Request fanout histogram -system.membus.reqLayer0.occupancy 6410500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 5319 # Request fanout histogram +system.membus.reqLayer0.occupancy 6413000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 28166750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 28165750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini index 4e01cb733..1d39a1715 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini @@ -150,7 +150,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -497,7 +497,7 @@ opLat=3 pipelined=false [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -546,7 +546,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout index 462b428af..a140d0429 100755 --- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout @@ -1,13 +1,13 @@ +Redirecting stdout to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/simout +Redirecting stderr to build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Apr 22 2015 07:55:25 -gem5 started Apr 22 2015 08:19:48 -gem5 executing on phenom -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing +gem5 compiled Sep 14 2015 20:54:01 +gem5 started Sep 14 2015 21:18:12 +gem5 executing on ribera.cs.wisc.edu +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sav -Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sv2 Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. @@ -24,4 +24,4 @@ Authors: Carl Sechen, Bill Swartz 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 22228749500 because target called exit() +122 123 124 Exiting @ tick 21919473500 because target called exit() diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt index 2afb0af07..f7c0c31d6 100644 --- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt @@ -1,61 +1,61 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.022173 # Number of seconds simulated -sim_ticks 22172615500 # Number of ticks simulated -final_tick 22172615500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.021919 # Number of seconds simulated +sim_ticks 21919473500 # Number of ticks simulated +final_tick 21919473500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 207826 # Simulator instruction rate (inst/s) -host_op_rate 207826 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 54740698 # Simulator tick rate (ticks/s) -host_mem_usage 301824 # Number of bytes of host memory used -host_seconds 405.05 # Real time elapsed on the host +host_inst_rate 134628 # Simulator instruction rate (inst/s) +host_op_rate 134628 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 35055621 # Simulator tick rate (ticks/s) +host_mem_usage 296224 # Number of bytes of host memory used +host_seconds 625.28 # Real time elapsed on the host sim_insts 84179709 # Number of instructions simulated sim_ops 84179709 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 196224 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 138432 # Number of bytes read from this memory -system.physmem.bytes_read::total 334656 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 196224 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 196224 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3066 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 2163 # Number of read requests responded to by this memory -system.physmem.num_reads::total 5229 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 8849836 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 6243377 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15093213 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 8849836 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 8849836 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 8849836 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 6243377 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 15093213 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 5229 # Number of read requests accepted +system.physmem.bytes_read::cpu.inst 195776 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 138496 # Number of bytes read from this memory +system.physmem.bytes_read::total 334272 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 195776 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 195776 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3059 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 2164 # Number of read requests responded to by this memory +system.physmem.num_reads::total 5223 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 8931601 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 6318400 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15250001 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 8931601 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 8931601 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 8931601 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 6318400 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 15250001 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 5223 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 5229 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 5223 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 334656 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 334272 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 334656 # Total read bytes from the system interface side +system.physmem.bytesReadSys 334272 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 472 # Per bank write bursts +system.physmem.perBankRdBursts::0 470 # Per bank write bursts system.physmem.perBankRdBursts::1 290 # Per bank write bursts system.physmem.perBankRdBursts::2 302 # Per bank write bursts -system.physmem.perBankRdBursts::3 526 # Per bank write bursts -system.physmem.perBankRdBursts::4 217 # Per bank write bursts -system.physmem.perBankRdBursts::5 224 # Per bank write bursts -system.physmem.perBankRdBursts::6 217 # Per bank write bursts -system.physmem.perBankRdBursts::7 285 # Per bank write bursts +system.physmem.perBankRdBursts::3 523 # Per bank write bursts +system.physmem.perBankRdBursts::4 220 # Per bank write bursts +system.physmem.perBankRdBursts::5 223 # Per bank write bursts +system.physmem.perBankRdBursts::6 218 # Per bank write bursts +system.physmem.perBankRdBursts::7 288 # Per bank write bursts system.physmem.perBankRdBursts::8 239 # Per bank write bursts system.physmem.perBankRdBursts::9 278 # Per bank write bursts -system.physmem.perBankRdBursts::10 248 # Per bank write bursts -system.physmem.perBankRdBursts::11 253 # Per bank write bursts -system.physmem.perBankRdBursts::12 398 # Per bank write bursts +system.physmem.perBankRdBursts::10 249 # Per bank write bursts +system.physmem.perBankRdBursts::11 251 # Per bank write bursts +system.physmem.perBankRdBursts::12 396 # Per bank write bursts system.physmem.perBankRdBursts::13 338 # Per bank write bursts -system.physmem.perBankRdBursts::14 493 # Per bank write bursts +system.physmem.perBankRdBursts::14 489 # Per bank write bursts system.physmem.perBankRdBursts::15 449 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 22172520500 # Total gap between requests +system.physmem.totGap 21919378500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 5229 # Read request sizes (log2) +system.physmem.readPktSize::6 5223 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,12 +90,12 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 3282 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1190 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 514 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 227 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 3272 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1189 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 507 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 237 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -186,100 +186,100 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 863 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 385.112399 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 228.773233 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 362.004147 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 257 29.78% 29.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 196 22.71% 52.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 76 8.81% 61.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 57 6.60% 67.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 37 4.29% 72.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 34 3.94% 76.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 29 3.36% 79.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 50 5.79% 85.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 127 14.72% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 863 # Bytes accessed per row activation -system.physmem.totQLat 43111750 # Total ticks spent queuing -system.physmem.totMemAccLat 141155500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 26145000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8244.74 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 860 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 387.497674 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 231.928894 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 358.454487 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 254 29.53% 29.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 187 21.74% 51.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 83 9.65% 60.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 58 6.74% 67.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 36 4.19% 71.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 34 3.95% 75.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 40 4.65% 80.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 50 5.81% 86.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 118 13.72% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 860 # Bytes accessed per row activation +system.physmem.totQLat 44538500 # Total ticks spent queuing +system.physmem.totMemAccLat 142469750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 26115000 # Total ticks spent in databus transfers +system.physmem.avgQLat 8527.38 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26994.74 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 15.09 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27277.38 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 15.25 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 15.09 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 15.25 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.12 # Data bus utilization in percentage system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 4356 # Number of row buffer hits during reads +system.physmem.readRowHits 4358 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.30 # Row buffer hit rate for reads +system.physmem.readRowHitRate 83.44 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 4240298.43 # Average gap between requests -system.physmem.pageHitRate 83.30 # Row buffer hit rate, read and write combined +system.physmem.avgGap 4196702.76 # Average gap between requests +system.physmem.pageHitRate 83.44 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 3160080 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 1724250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 19492200 # Energy for read commands per rank (pJ) +system.physmem_0.readEnergy 19741800 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 1447870320 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 926205255 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 12488167500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 14886619605 # Total energy per rank (pJ) -system.physmem_0.averagePower 671.545103 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 20772765250 # Time in different power states -system.physmem_0.memoryStateTime::REF 740220000 # Time in different power states +system.physmem_0.refreshEnergy 1431596400 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 935708580 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 12330335250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 14722266360 # Total energy per rank (pJ) +system.physmem_0.averagePower 671.680556 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 20510216250 # Time in different power states +system.physmem_0.memoryStateTime::REF 731900000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 654868750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 676644750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3311280 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1806750 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 20810400 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 3341520 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 1823250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 20872800 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 1447870320 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 909735390 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 12502614750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 14886148890 # Total energy per rank (pJ) -system.physmem_1.averagePower 671.523868 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 20796420250 # Time in different power states -system.physmem_1.memoryStateTime::REF 740220000 # Time in different power states +system.physmem_1.refreshEnergy 1431596400 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 913464900 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 12349847250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 14720946120 # Total energy per rank (pJ) +system.physmem_1.averagePower 671.620322 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 20542312250 # Time in different power states +system.physmem_1.memoryStateTime::REF 731900000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 631087250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 644355250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 16296711 # Number of BP lookups -system.cpu.branchPred.condPredicted 11841199 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 977322 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9230824 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7630427 # Number of BTB hits +system.cpu.branchPred.lookups 16112018 # Number of BP lookups +system.cpu.branchPred.condPredicted 11701868 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 926184 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 8628002 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7529875 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 82.662469 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1605836 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 456 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 87.272523 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1595504 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 407 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 24148862 # DTB read hits -system.cpu.dtb.read_misses 238971 # DTB read misses +system.cpu.dtb.read_hits 24062707 # DTB read hits +system.cpu.dtb.read_misses 205786 # DTB read misses system.cpu.dtb.read_acv 2 # DTB read access violations -system.cpu.dtb.read_accesses 24387833 # DTB read accesses -system.cpu.dtb.write_hits 7164238 # DTB write hits -system.cpu.dtb.write_misses 1251 # DTB write misses -system.cpu.dtb.write_acv 1 # DTB write access violations -system.cpu.dtb.write_accesses 7165489 # DTB write accesses -system.cpu.dtb.data_hits 31313100 # DTB hits -system.cpu.dtb.data_misses 240222 # DTB misses -system.cpu.dtb.data_acv 3 # DTB access violations -system.cpu.dtb.data_accesses 31553322 # DTB accesses -system.cpu.itb.fetch_hits 16134293 # ITB hits -system.cpu.itb.fetch_misses 87 # ITB misses +system.cpu.dtb.read_accesses 24268493 # DTB read accesses +system.cpu.dtb.write_hits 7162407 # DTB write hits +system.cpu.dtb.write_misses 1203 # DTB write misses +system.cpu.dtb.write_acv 0 # DTB write access violations +system.cpu.dtb.write_accesses 7163610 # DTB write accesses +system.cpu.dtb.data_hits 31225114 # DTB hits +system.cpu.dtb.data_misses 206989 # DTB misses +system.cpu.dtb.data_acv 2 # DTB access violations +system.cpu.dtb.data_accesses 31432103 # DTB accesses +system.cpu.itb.fetch_hits 15925407 # ITB hits +system.cpu.itb.fetch_misses 77 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 16134380 # ITB accesses +system.cpu.itb.fetch_accesses 15925484 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,239 +293,238 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 389 # Number of system calls -system.cpu.numCycles 44345232 # number of cpu cycles simulated +system.cpu.numCycles 43838948 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 16871286 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 139358892 # Number of instructions fetch has processed -system.cpu.fetch.Branches 16296711 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9236263 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 26208155 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 2034698 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 2 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 152 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 2379 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 9 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 16134293 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 382507 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 44099332 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 3.160113 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.432013 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 16632320 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 137954260 # Number of instructions fetch has processed +system.cpu.fetch.Branches 16112018 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9125379 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 25989721 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1930958 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 137 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 2266 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 15925407 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 365179 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 43589931 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 3.164819 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.433135 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 19660436 44.58% 44.58% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 2660444 6.03% 50.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1334517 3.03% 53.64% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 1958294 4.44% 58.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 3041312 6.90% 64.98% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1304304 2.96% 67.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1378179 3.13% 71.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 896078 2.03% 73.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 11865768 26.91% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 19407451 44.52% 44.52% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 2621129 6.01% 50.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1337584 3.07% 53.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1925835 4.42% 58.02% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 3007413 6.90% 64.92% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1288266 2.96% 67.88% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1362128 3.12% 71.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 884292 2.03% 73.03% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 11755833 26.97% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 44099332 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.367496 # Number of branch fetches per cycle -system.cpu.fetch.rate 3.142590 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 13096074 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 8205573 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 19698619 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 2093424 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1005642 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 2679978 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 12191 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 133453867 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 48806 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1005642 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 14231650 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 4726220 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 9532 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 20537255 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 3589033 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 129931841 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 72505 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1962504 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 1321371 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 55153 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 95440121 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 168856219 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 161261081 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 7595137 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 43589931 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.367527 # Number of branch fetches per cycle +system.cpu.fetch.rate 3.146842 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 12848398 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 8248987 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 19437203 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 2101434 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 953909 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 2651089 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 11974 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 132128383 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 49953 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 953909 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 13970899 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 4649700 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 10898 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 20300581 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 3703944 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 128750721 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 69632 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2039237 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1388591 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 55010 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 94550726 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 167277672 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 159796203 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 7481468 # Number of floating rename lookups system.cpu.rename.CommittedMaps 68427361 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 27012760 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 775 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 786 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 8114171 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 27101259 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 8744711 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 3477099 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 1649521 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 112647261 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1499 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 100144647 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 120164 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 28469050 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 21866284 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1110 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 44099332 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.270888 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.097444 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 26123365 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 949 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 946 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 8314647 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 26912240 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 8709829 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 3514186 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 1623457 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 111857121 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1283 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 99743085 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 115820 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 27678694 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 21106490 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 894 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 43589931 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.288214 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.099779 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 11543505 26.18% 26.18% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 7764590 17.61% 43.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7534716 17.09% 60.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5714671 12.96% 73.83% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4493321 10.19% 84.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2994712 6.79% 90.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2021459 4.58% 95.39% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1167850 2.65% 98.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 864508 1.96% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 11253194 25.82% 25.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 7641118 17.53% 43.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7479948 17.16% 60.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5719610 13.12% 73.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4459621 10.23% 83.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2975044 6.83% 90.68% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2026173 4.65% 95.33% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1169285 2.68% 98.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 865938 1.99% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 44099332 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 43589931 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 476525 19.98% 19.98% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 19.98% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 19.98% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 437 0.02% 20.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 20.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 34852 1.46% 21.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 11487 0.48% 21.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 1008602 42.30% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 64.24% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 692685 29.05% 93.29% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 159938 6.71% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 482162 20.24% 20.24% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 20.24% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 20.24% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 537 0.02% 20.26% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 20.26% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 34275 1.44% 21.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 12320 0.52% 22.22% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 1010506 42.41% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 64.63% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 685066 28.75% 93.38% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 157661 6.62% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 7 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 60907964 60.82% 60.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 491070 0.49% 61.31% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.31% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2843610 2.84% 64.15% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 115460 0.12% 64.27% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 2441189 2.44% 66.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 314170 0.31% 67.02% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 765827 0.76% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.78% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 24997693 24.96% 92.74% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 7267338 7.26% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 60678292 60.83% 60.83% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 490564 0.49% 61.33% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2838989 2.85% 64.17% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 115355 0.12% 64.29% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 2438911 2.45% 66.73% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 313691 0.31% 67.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 766049 0.77% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.82% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 24838081 24.90% 92.72% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 7262827 7.28% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 100144647 # Type of FU issued -system.cpu.iq.rate 2.258296 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2384526 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.023811 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 231229628 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 131456710 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 90023404 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 15663688 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 9702849 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 7180664 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 94162135 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 8367031 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1912696 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 99743085 # Type of FU issued +system.cpu.iq.rate 2.275216 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2382527 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.023887 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 229948900 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 130065304 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 89786778 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 15625548 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 9512793 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 7169302 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 93776538 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 8349067 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1917366 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 7105061 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 11423 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 42083 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 2243608 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 6916042 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 11056 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 41363 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 2208726 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 42789 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1512 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 42784 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 1527 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1005642 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 3713444 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 450339 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 123646937 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 273080 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 27101259 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 8744711 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1499 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 41770 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 401874 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 42083 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 559712 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 524057 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1083769 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 98766968 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 24388350 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1377679 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 953909 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 3616734 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 464700 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 122788755 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 239982 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 26912240 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 8709829 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1283 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 38454 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 420547 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 41363 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 525246 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 502956 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1028202 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 98432500 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 24268972 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1310585 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 10998177 # number of nop insts executed -system.cpu.iew.exec_refs 31553871 # number of memory reference insts executed -system.cpu.iew.exec_branches 12528994 # Number of branches executed -system.cpu.iew.exec_stores 7165521 # Number of stores executed -system.cpu.iew.exec_rate 2.227229 # Inst execution rate -system.cpu.iew.wb_sent 97952857 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 97204068 # cumulative count of insts written-back -system.cpu.iew.wb_producers 67107593 # num instructions producing a value -system.cpu.iew.wb_consumers 95129025 # num instructions consuming a value +system.cpu.iew.exec_nop 10930351 # number of nop insts executed +system.cpu.iew.exec_refs 31432616 # number of memory reference insts executed +system.cpu.iew.exec_branches 12487704 # Number of branches executed +system.cpu.iew.exec_stores 7163644 # Number of stores executed +system.cpu.iew.exec_rate 2.245321 # Inst execution rate +system.cpu.iew.wb_sent 97645732 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 96956080 # cumulative count of insts written-back +system.cpu.iew.wb_producers 66985594 # num instructions producing a value +system.cpu.iew.wb_consumers 95002941 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.191985 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.705438 # average fanout of values written-back +system.cpu.iew.wb_rate 2.211642 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.705090 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 31745312 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 30887581 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 389 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 965615 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 39467684 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.328565 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.908680 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 914614 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 39095972 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.350704 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.921132 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 14970260 37.93% 37.93% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 8589907 21.76% 59.69% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3909988 9.91% 69.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 1952996 4.95% 74.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1374473 3.48% 78.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1034336 2.62% 80.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 694993 1.76% 82.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 731194 1.85% 84.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 6209537 15.73% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 14698430 37.60% 37.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 8547015 21.86% 59.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3864183 9.88% 69.34% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 1929221 4.93% 74.28% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1372371 3.51% 77.79% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1004316 2.57% 80.35% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 690404 1.77% 82.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 733733 1.88% 84.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 6256299 16.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 39467684 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 39095972 # Number of insts commited each cycle system.cpu.commit.committedInsts 91903055 # Number of instructions committed system.cpu.commit.committedOps 91903055 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -571,350 +570,350 @@ system.cpu.commit.op_class_0::MemWrite 6501103 7.07% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 91903055 # Class of committed instruction -system.cpu.commit.bw_lim_events 6209537 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 156905474 # The number of ROB reads -system.cpu.rob.rob_writes 251988235 # The number of ROB writes -system.cpu.timesIdled 4640 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 245900 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 6256299 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 155629269 # The number of ROB reads +system.cpu.rob.rob_writes 250130763 # The number of ROB writes +system.cpu.timesIdled 4629 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 249017 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 84179709 # Number of Instructions Simulated system.cpu.committedOps 84179709 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.526792 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.526792 # CPI: Total CPI of All Threads -system.cpu.ipc 1.898281 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.898281 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 133413106 # number of integer regfile reads -system.cpu.int_regfile_writes 73139309 # number of integer regfile writes -system.cpu.fp_regfile_reads 6258544 # number of floating regfile reads -system.cpu.fp_regfile_writes 6168597 # number of floating regfile writes -system.cpu.misc_regfile_reads 718994 # number of misc regfile reads +system.cpu.cpi 0.520778 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.520778 # CPI: Total CPI of All Threads +system.cpu.ipc 1.920204 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.920204 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 132982273 # number of integer regfile reads +system.cpu.int_regfile_writes 72919705 # number of integer regfile writes +system.cpu.fp_regfile_reads 6252521 # number of floating regfile reads +system.cpu.fp_regfile_writes 6155462 # number of floating regfile writes +system.cpu.misc_regfile_reads 719143 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.dcache.tags.replacements 159 # number of replacements -system.cpu.dcache.tags.tagsinuse 1454.905467 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 28683797 # Total number of references to valid blocks. +system.cpu.dcache.tags.replacements 158 # number of replacements +system.cpu.dcache.tags.tagsinuse 1457.350779 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 28592916 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 2244 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12782.440731 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12741.941176 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 1454.905467 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.355202 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.355202 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 2085 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 25 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 133 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 541 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 1386 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.509033 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 57388820 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 57388820 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 22190893 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 22190893 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 6492625 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 6492625 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 279 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 279 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 28683518 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 28683518 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 28683518 # number of overall hits -system.cpu.dcache.overall_hits::total 28683518 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1012 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1012 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 8478 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 8478 # number of WriteReq misses +system.cpu.dcache.tags.occ_blocks::cpu.data 1457.350779 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.355799 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.355799 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 2086 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 131 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 542 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 1389 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.509277 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 57207152 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 57207152 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 22099846 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 22099846 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 6492613 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 6492613 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 457 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 457 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 28592459 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 28592459 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 28592459 # number of overall hits +system.cpu.dcache.overall_hits::total 28592459 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1047 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1047 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 8490 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 8490 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 9490 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9490 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 9490 # number of overall misses -system.cpu.dcache.overall_misses::total 9490 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 67994000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 67994000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 547632747 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 547632747 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 9537 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9537 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 9537 # number of overall misses +system.cpu.dcache.overall_misses::total 9537 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 69532500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 69532500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 543709251 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 543709251 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 85000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 85000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 615626747 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 615626747 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 615626747 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 615626747 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 22191905 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 22191905 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 613241751 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 613241751 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 613241751 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 613241751 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 22100893 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 22100893 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 280 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 280 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 28693008 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 28693008 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 28693008 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 28693008 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000046 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000046 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001304 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.001304 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.003571 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.003571 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.000331 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.000331 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.000331 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.000331 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67187.747036 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 67187.747036 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64594.567941 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 64594.567941 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 458 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 458 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 28601996 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 28601996 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 28601996 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 28601996 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000047 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000047 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001306 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.001306 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002183 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002183 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.000333 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.000333 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.000333 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.000333 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66411.174785 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 66411.174785 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64041.136749 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 64041.136749 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 85000 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 85000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 64871.100843 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 64871.100843 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 64871.100843 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 64871.100843 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 33428 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 398 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 83.989950 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 64301.326518 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 64301.326518 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 64301.326518 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 64301.326518 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 32746 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 127 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 389 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 84.179949 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 63.500000 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 109 # number of writebacks -system.cpu.dcache.writebacks::total 109 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 503 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 503 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6744 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 6744 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 7247 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 7247 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 7247 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 7247 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 509 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 509 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1734 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1734 # number of WriteReq MSHR misses +system.cpu.dcache.writebacks::writebacks 108 # number of writebacks +system.cpu.dcache.writebacks::total 108 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 540 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 540 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6754 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 6754 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 7294 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 7294 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 7294 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 7294 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 507 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 507 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1736 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1736 # number of WriteReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses system.cpu.dcache.demand_mshr_misses::cpu.data 2243 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses::total 2243 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 2243 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 2243 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 39245500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 39245500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 137397495 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 137397495 # number of WriteReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 39700000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 39700000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 135151495 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 135151495 # number of WriteReq MSHR miss cycles system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 84000 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 84000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 176642995 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 176642995 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 176642995 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 176642995 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 174851495 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 174851495 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 174851495 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 174851495 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000023 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000267 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000267 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.003571 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.003571 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.002183 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.002183 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000078 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.000078 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000078 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000078 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77103.143418 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77103.143418 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79237.309689 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79237.309689 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78303.747535 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78303.747535 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77852.243664 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77852.243664 # average WriteReq mshr miss latency system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 84000 # average LoadLockedReq mshr miss latency system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78753.007133 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 78753.007133 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78753.007133 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 78753.007133 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77954.300045 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 77954.300045 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77954.300045 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 77954.300045 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 9772 # number of replacements -system.cpu.icache.tags.tagsinuse 1599.606485 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 16119452 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 11709 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 1376.671962 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 9477 # number of replacements +system.cpu.icache.tags.tagsinuse 1601.339074 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 15910864 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 11414 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 1393.977922 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1599.606485 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.781058 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.781058 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1601.339074 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.781904 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.781904 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1937 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 176 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 770 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 934 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 181 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 752 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 5 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 944 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.945801 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 32280293 # Number of tag accesses -system.cpu.icache.tags.data_accesses 32280293 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 16119452 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 16119452 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 16119452 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 16119452 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 16119452 # number of overall hits -system.cpu.icache.overall_hits::total 16119452 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 14840 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 14840 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 14840 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 14840 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 14840 # number of overall misses -system.cpu.icache.overall_misses::total 14840 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 447595000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 447595000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 447595000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 447595000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 447595000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 447595000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 16134292 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 16134292 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 16134292 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 16134292 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 16134292 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 16134292 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000920 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000920 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000920 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000920 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000920 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000920 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30161.388140 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 30161.388140 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 30161.388140 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 30161.388140 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 30161.388140 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 30161.388140 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 223 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 31862226 # Number of tag accesses +system.cpu.icache.tags.data_accesses 31862226 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 15910864 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 15910864 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 15910864 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 15910864 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 15910864 # number of overall hits +system.cpu.icache.overall_hits::total 15910864 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 14542 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 14542 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 14542 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 14542 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 14542 # number of overall misses +system.cpu.icache.overall_misses::total 14542 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 447928500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 447928500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 447928500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 447928500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 447928500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 447928500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 15925406 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 15925406 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 15925406 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 15925406 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 15925406 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 15925406 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000913 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000913 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000913 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000913 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000913 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000913 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30802.399945 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 30802.399945 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 30802.399945 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 30802.399945 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 30802.399945 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 30802.399945 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 837 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 4 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 55.750000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 209.250000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 3131 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 3131 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 3131 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 3131 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 3131 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 3131 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 11709 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 11709 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 11709 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 11709 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 11709 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 11709 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 339198000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 339198000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 339198000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 339198000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 339198000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 339198000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000726 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000726 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000726 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000726 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000726 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000726 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28968.998207 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28968.998207 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28968.998207 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 28968.998207 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28968.998207 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 28968.998207 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 3128 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 3128 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 3128 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 3128 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 3128 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 3128 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 11414 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 11414 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 11414 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 11414 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 11414 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 11414 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 338490500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 338490500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 338490500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 338490500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 338490500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 338490500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000717 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000717 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000717 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000717 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000717 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000717 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29655.729806 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29655.729806 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29655.729806 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 29655.729806 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29655.729806 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 29655.729806 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 2400.828541 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 18535 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 3588 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 5.165831 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 2397.609271 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 17951 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 3579 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 5.015647 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 17.705545 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2008.692656 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 374.430341 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 17.690606 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2004.677718 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 375.240947 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.000540 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.061300 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.011427 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.073267 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 3588 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.061178 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.011451 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.073169 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 3579 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 70 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 178 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 914 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 908 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2424 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.109497 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 196394 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 196394 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 109 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 109 # number of Writeback hits +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2421 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.109222 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 191659 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 191659 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 108 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 108 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 8643 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 8643 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 55 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 55 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 8643 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 81 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 8724 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 8643 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 81 # number of overall hits -system.cpu.l2cache.overall_hits::total 8724 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 1708 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 1708 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3066 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 3066 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 455 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 455 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3066 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 2163 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 5229 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3066 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 2163 # number of overall misses -system.cpu.l2cache.overall_misses::total 5229 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 134381000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 134381000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 230878000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 230878000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 37969000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 37969000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 230878000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 172350000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 403228000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 230878000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 172350000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 403228000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 109 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 109 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1734 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1734 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 11709 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 11709 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 510 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 510 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 11709 # number of demand (read+write) accesses +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 8355 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 8355 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 54 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 54 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 8355 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 80 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 8435 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 8355 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 80 # number of overall hits +system.cpu.l2cache.overall_hits::total 8435 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 1710 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 1710 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3059 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 3059 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 454 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 454 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3059 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 2164 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 5223 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3059 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 2164 # number of overall misses +system.cpu.l2cache.overall_misses::total 5223 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 132132500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 132132500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 233633500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 233633500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 38438500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 38438500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 233633500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 170571000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 404204500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 233633500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 170571000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 404204500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 108 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 108 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1736 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1736 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 11414 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 11414 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 508 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 508 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 11414 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 2244 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 13953 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 11709 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 13658 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 11414 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 2244 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 13953 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985006 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.985006 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.261850 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.261850 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.892157 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.892157 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.261850 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.963904 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.374758 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.261850 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.963904 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.374758 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78677.400468 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78677.400468 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75302.674494 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75302.674494 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83448.351648 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83448.351648 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75302.674494 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79680.998613 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 77113.788487 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75302.674494 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79680.998613 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 77113.788487 # average overall miss latency +system.cpu.l2cache.overall_accesses::total 13658 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985023 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.985023 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.268004 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.268004 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.893701 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.893701 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.268004 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.964349 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.382413 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.268004 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.964349 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.382413 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77270.467836 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77270.467836 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76375.776398 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76375.776398 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84666.299559 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84666.299559 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76375.776398 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78822.088725 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 77389.335631 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76375.776398 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78822.088725 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 77389.335631 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -923,108 +922,108 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1708 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 1708 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3066 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3066 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 455 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 455 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3066 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 2163 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 5229 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3066 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 2163 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 5229 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 117301000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 117301000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 200218000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 200218000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 33419000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 33419000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 200218000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 150720000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 350938000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 200218000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 150720000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 350938000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985006 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985006 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.261850 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.261850 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.892157 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.892157 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.261850 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.963904 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.374758 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.261850 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.963904 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.374758 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68677.400468 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68677.400468 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65302.674494 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65302.674494 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73448.351648 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73448.351648 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65302.674494 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69680.998613 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67113.788487 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65302.674494 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69680.998613 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67113.788487 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1710 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 1710 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3059 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3059 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 454 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 454 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3059 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 2164 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 5223 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3059 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 2164 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 5223 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 115032500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 115032500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 203043500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 203043500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 33898500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 33898500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 203043500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 148931000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 351974500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 203043500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 148931000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 351974500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985023 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985023 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.268004 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.268004 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.893701 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.893701 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.268004 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964349 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.382413 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.268004 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964349 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.382413 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67270.467836 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67270.467836 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66375.776398 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66375.776398 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74666.299559 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74666.299559 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66375.776398 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68822.088725 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67389.335631 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66375.776398 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68822.088725 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67389.335631 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 12219 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 109 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 9822 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1734 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1734 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 11709 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 510 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 33190 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4647 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 37837 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 749376 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 150592 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 899968 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadResp 11922 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 108 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 9527 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1736 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1736 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 11414 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 508 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 32305 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4646 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 36951 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 730496 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 150528 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 881024 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 23884 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 23293 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 23884 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 23293 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 23884 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 12051000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 23293 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 11754500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 17563500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 17121000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 3366000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadResp 3521 # Transaction distribution -system.membus.trans_dist::ReadExReq 1708 # Transaction distribution -system.membus.trans_dist::ReadExResp 1708 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 3521 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10458 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 10458 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 334656 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 334656 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 3513 # Transaction distribution +system.membus.trans_dist::ReadExReq 1710 # Transaction distribution +system.membus.trans_dist::ReadExResp 1710 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 3513 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10446 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 10446 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 334272 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 334272 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 5229 # Request fanout histogram +system.membus.snoop_fanout::samples 5223 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 5229 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 5223 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 5229 # Request fanout histogram -system.membus.reqLayer0.occupancy 6267000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 5223 # Request fanout histogram +system.membus.reqLayer0.occupancy 6235500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 27480000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 27428750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/config.ini b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/config.ini index 29e916711..5611a7dae 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/config.ini +++ b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/config.ini @@ -127,7 +127,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -586,7 +586,7 @@ eventq_index=0 opClass=InstPrefetch [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -696,7 +696,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 @@ -759,7 +759,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/m5/cpu2000/binaries/arm/linux/twolf +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/twolf gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/simout b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/simout index c2579128c..87bca4e9e 100755 --- a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/simout +++ b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/simout @@ -1,14 +1,14 @@ +Redirecting stdout to build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/simout +Redirecting stderr to build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Mar 15 2015 20:30:55 -gem5 started Mar 15 2015 20:31:14 -gem5 executing on zizzer2 -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing -re /z/stever/hg/gem5/tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing -Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/smred.sav -Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing/smred.sv2 +gem5 compiled Sep 14 2015 23:29:19 +gem5 started Sep 15 2015 04:10:24 +gem5 executing on ribera.cs.wisc.edu +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing + Global frequency set at 1000000000000 ticks per second - 0: system.cpu.isa: ISA system set to: 0 0x3623b60 info: Entering event queue @ 0. Starting simulation... TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988 @@ -24,4 +24,4 @@ info: Increasing stack size by one page. 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 131756455500 because target called exit() +122 123 124 Exiting @ tick 130772636500 because target called exit() diff --git a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt index f9aa76ee3..396e2f8dd 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt @@ -1,42 +1,42 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.131585 # Number of seconds simulated -sim_ticks 131584694500 # Number of ticks simulated -final_tick 131584694500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.130773 # Number of seconds simulated +sim_ticks 130772636500 # Number of ticks simulated +final_tick 130772636500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 242795 # Simulator instruction rate (inst/s) -host_op_rate 255945 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 185402255 # Simulator tick rate (ticks/s) -host_mem_usage 318276 # Number of bytes of host memory used -host_seconds 709.73 # Real time elapsed on the host +host_inst_rate 167747 # Simulator instruction rate (inst/s) +host_op_rate 176832 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 127303889 # Simulator tick rate (ticks/s) +host_mem_usage 312696 # Number of bytes of host memory used +host_seconds 1027.25 # Real time elapsed on the host sim_insts 172317810 # Number of instructions simulated sim_ops 181650743 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 138368 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 138112 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 109312 # Number of bytes read from this memory -system.physmem.bytes_read::total 247680 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 138368 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 138368 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 2162 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 247424 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 138112 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 138112 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 2158 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 1708 # Number of read requests responded to by this memory -system.physmem.num_reads::total 3870 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1051551 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 830735 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1882286 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1051551 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1051551 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1051551 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 830735 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1882286 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 3870 # Number of read requests accepted +system.physmem.num_reads::total 3866 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1056123 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 835894 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1892017 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1056123 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1056123 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1056123 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 835894 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1892017 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 3866 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 3870 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 3866 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 247680 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 247424 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 247680 # Total read bytes from the system interface side +system.physmem.bytesReadSys 247424 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -45,14 +45,14 @@ system.physmem.perBankRdBursts::0 305 # Pe system.physmem.perBankRdBursts::1 217 # Per bank write bursts system.physmem.perBankRdBursts::2 135 # Per bank write bursts system.physmem.perBankRdBursts::3 313 # Per bank write bursts -system.physmem.perBankRdBursts::4 308 # Per bank write bursts +system.physmem.perBankRdBursts::4 306 # Per bank write bursts system.physmem.perBankRdBursts::5 305 # Per bank write bursts system.physmem.perBankRdBursts::6 273 # Per bank write bursts system.physmem.perBankRdBursts::7 222 # Per bank write bursts -system.physmem.perBankRdBursts::8 249 # Per bank write bursts +system.physmem.perBankRdBursts::8 248 # Per bank write bursts system.physmem.perBankRdBursts::9 218 # Per bank write bursts system.physmem.perBankRdBursts::10 295 # Per bank write bursts -system.physmem.perBankRdBursts::11 201 # Per bank write bursts +system.physmem.perBankRdBursts::11 200 # Per bank write bursts system.physmem.perBankRdBursts::12 183 # Per bank write bursts system.physmem.perBankRdBursts::13 218 # Per bank write bursts system.physmem.perBankRdBursts::14 224 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 131584601000 # Total gap between requests +system.physmem.totGap 130772543000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 3870 # Read request sizes (log2) +system.physmem.readPktSize::6 3866 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 3621 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 236 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 3616 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 237 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 912 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 269.614035 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 178.051598 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 274.679496 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 270 29.61% 29.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 347 38.05% 67.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 87 9.54% 77.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 54 5.92% 83.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 40 4.39% 87.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 20 2.19% 89.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 18 1.97% 91.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 19 2.08% 93.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 57 6.25% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 912 # Bytes accessed per row activation -system.physmem.totQLat 27229750 # Total ticks spent queuing -system.physmem.totMemAccLat 99792250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 19350000 # Total ticks spent in databus transfers -system.physmem.avgQLat 7036.11 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 905 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 271.628729 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 179.806384 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 277.022098 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 259 28.62% 28.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 352 38.90% 67.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 86 9.50% 77.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 59 6.52% 83.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 34 3.76% 87.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 21 2.32% 89.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 17 1.88% 91.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 17 1.88% 93.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 60 6.63% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 905 # Bytes accessed per row activation +system.physmem.totQLat 28055750 # Total ticks spent queuing +system.physmem.totMemAccLat 100543250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 19330000 # Total ticks spent in databus transfers +system.physmem.avgQLat 7257.05 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25786.11 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.88 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 26007.05 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.89 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1.88 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.89 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.01 # Data bus utilization in percentage @@ -216,49 +216,49 @@ system.physmem.busUtilRead 0.01 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 2952 # Number of row buffer hits during reads +system.physmem.readRowHits 2957 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 76.28 # Row buffer hit rate for reads +system.physmem.readRowHitRate 76.49 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 34001188.89 # Average gap between requests -system.physmem.pageHitRate 76.28 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 3129840 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1707750 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 16177200 # Energy for read commands per rank (pJ) +system.physmem.avgGap 33826317.38 # Average gap between requests +system.physmem.pageHitRate 76.49 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 3099600 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 1691250 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 16161600 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 8594155440 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 3579629355 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 75808025250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 88002824835 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.815686 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 126113612750 # Time in different power states -system.physmem_0.memoryStateTime::REF 4393740000 # Time in different power states +system.physmem_0.refreshEnergy 8541265200 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 3568801635 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 75331661250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 87462680535 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.826718 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 125318913500 # Time in different power states +system.physmem_0.memoryStateTime::REF 4366700000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1075043250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1084715250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3749760 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2046000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 13774800 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 3727080 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2033625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 13782600 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 8594155440 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 3571830900 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 75814874250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 88000431150 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.797424 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 126123074750 # Time in different power states -system.physmem_1.memoryStateTime::REF 4393740000 # Time in different power states +system.physmem_1.refreshEnergy 8541265200 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 3564422325 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 75335511000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 87460741830 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.811822 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 125325774500 # Time in different power states +system.physmem_1.memoryStateTime::REF 4366700000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 1063297750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1078159500 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 49889701 # Number of BP lookups -system.cpu.branchPred.condPredicted 39633557 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 5745356 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 24337782 # Number of BTB lookups -system.cpu.branchPred.BTBHits 23279998 # Number of BTB hits +system.cpu.branchPred.lookups 49732170 # Number of BP lookups +system.cpu.branchPred.condPredicted 39495980 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 5592247 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 24154061 # Number of BTB lookups +system.cpu.branchPred.BTBHits 23128262 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 95.653737 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1903300 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 140 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 95.753099 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1888632 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 142 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -377,26 +377,26 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 400 # Number of system calls -system.cpu.numCycles 263169389 # number of cpu cycles simulated +system.cpu.numCycles 261545273 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 172317810 # Number of instructions committed system.cpu.committedOps 181650743 # Number of ops (including micro ops) committed -system.cpu.discardedOps 11983759 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 11660914 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.527233 # CPI: cycles per instruction -system.cpu.ipc 0.654779 # IPC: instructions per cycle -system.cpu.tickCycles 256740818 # Number of cycles that the object actually ticked -system.cpu.idleCycles 6428571 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.517808 # CPI: cycles per instruction +system.cpu.ipc 0.658845 # IPC: instructions per cycle +system.cpu.tickCycles 255251954 # Number of cycles that the object actually ticked +system.cpu.idleCycles 6293319 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 42 # number of replacements -system.cpu.dcache.tags.tagsinuse 1377.711326 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 40793911 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 1377.707601 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 40756382 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 1810 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 22538.072376 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 22517.338122 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 1377.711326 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.336355 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.336355 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 1377.707601 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.336354 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.336354 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 1768 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 38 # Occupied blocks per task id @@ -404,72 +404,72 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::2 83 system.cpu.dcache.tags.age_task_id_blocks_1024::3 271 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1358 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.431641 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 81594514 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 81594514 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 28385993 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 28385993 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 12362640 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 12362640 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 464 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 464 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 81519460 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 81519460 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 28348467 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 28348467 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 12362639 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 12362639 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 462 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 462 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 22407 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 22407 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 22407 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 22407 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 40748633 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 40748633 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 40749097 # number of overall hits -system.cpu.dcache.overall_hits::total 40749097 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 793 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 793 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1647 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1647 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 40711106 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 40711106 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 40711568 # number of overall hits +system.cpu.dcache.overall_hits::total 40711568 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 794 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 794 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1648 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1648 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 1 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 1 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 2440 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2440 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2441 # number of overall misses -system.cpu.dcache.overall_misses::total 2441 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 57382000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 57382000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 126740000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 126740000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 184122000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 184122000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 184122000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 184122000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 28386786 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 28386786 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 2442 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2442 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2443 # number of overall misses +system.cpu.dcache.overall_misses::total 2443 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 58025500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 58025500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 126322500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 126322500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 184348000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 184348000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 184348000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 184348000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 28349261 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 28349261 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 12364287 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 12364287 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 465 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 465 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 463 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 463 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 22407 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 22407 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 22407 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 22407 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 40751073 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 40751073 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 40751538 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 40751538 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 40713548 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 40713548 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 40714011 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 40714011 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000028 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000028 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000133 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.000133 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.002151 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.002151 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.002160 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.002160 # miss rate for SoftPFReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.000060 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.000060 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000060 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000060 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72360.655738 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 72360.655738 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76952.034001 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 76952.034001 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 75459.836066 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 75459.836066 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 75428.922573 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 75428.922573 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73079.974811 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 73079.974811 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76652.002427 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 76652.002427 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 75490.581491 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 75490.581491 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 75459.680720 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 75459.680720 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -480,14 +480,14 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 16 # number of writebacks system.cpu.dcache.writebacks::total 16 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 82 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 82 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 549 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 549 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 631 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 631 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 631 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 631 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 83 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 83 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 550 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 550 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 633 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 633 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 633 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 633 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 711 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 711 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1098 # number of WriteReq MSHR misses @@ -498,91 +498,91 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 1809 system.cpu.dcache.demand_mshr_misses::total 1809 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1810 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1810 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 51034000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 51034000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 85245500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 85245500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 51768000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 51768000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 85075000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 85075000 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 70000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 70000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 136279500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 136279500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 136349500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 136349500 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 136843000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 136843000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 136913000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 136913000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000089 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000089 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.002151 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.002151 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.002160 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.002160 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.000044 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000044 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71777.777778 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71777.777778 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77637.067395 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77637.067395 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72810.126582 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72810.126582 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77481.785064 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77481.785064 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 70000 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75334.162521 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 75334.162521 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75331.215470 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 75331.215470 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75645.660586 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 75645.660586 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75642.541436 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 75642.541436 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 2889 # number of replacements -system.cpu.icache.tags.tagsinuse 1425.919952 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 71538505 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 4687 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 15263.175805 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 2888 # number of replacements +system.cpu.icache.tags.tagsinuse 1423.991727 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 71011798 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 4684 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 15160.503416 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1425.919952 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.696250 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.696250 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1798 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1423.991727 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.695308 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.695308 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1796 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 60 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 493 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 125 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1069 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.877930 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 143091073 # Number of tag accesses -system.cpu.icache.tags.data_accesses 143091073 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 71538505 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 71538505 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 71538505 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 71538505 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 71538505 # number of overall hits -system.cpu.icache.overall_hits::total 71538505 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 4688 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 4688 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 4688 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 4688 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 4688 # number of overall misses -system.cpu.icache.overall_misses::total 4688 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 199914000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 199914000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 199914000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 199914000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 199914000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 199914000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 71543193 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 71543193 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 71543193 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 71543193 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 71543193 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 71543193 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::1 59 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 495 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 123 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1068 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.876953 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 142037650 # Number of tag accesses +system.cpu.icache.tags.data_accesses 142037650 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 71011798 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 71011798 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 71011798 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 71011798 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 71011798 # number of overall hits +system.cpu.icache.overall_hits::total 71011798 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 4685 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 4685 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 4685 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 4685 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 4685 # number of overall misses +system.cpu.icache.overall_misses::total 4685 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 199910500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 199910500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 199910500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 199910500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 199910500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 199910500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 71016483 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 71016483 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 71016483 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 71016483 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 71016483 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 71016483 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000066 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000066 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000066 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000066 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000066 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000066 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42643.771331 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 42643.771331 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 42643.771331 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 42643.771331 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 42643.771331 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 42643.771331 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42670.330843 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 42670.330843 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 42670.330843 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 42670.330843 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 42670.330843 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 42670.330843 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -591,129 +591,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4688 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 4688 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 4688 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 4688 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 4688 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 4688 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 195227000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 195227000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 195227000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 195227000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 195227000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 195227000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4685 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 4685 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 4685 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 4685 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 4685 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 4685 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 195226500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 195226500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 195226500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 195226500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 195226500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 195226500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000066 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000066 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000066 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000066 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000066 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000066 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41643.984642 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41643.984642 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41643.984642 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 41643.984642 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41643.984642 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 41643.984642 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41670.544290 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41670.544290 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41670.544290 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 41670.544290 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41670.544290 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 41670.544290 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 2002.545063 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 5192 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 2788 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.862267 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 2000.604150 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 5191 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 2784 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.864583 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 3.029187 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 1508.695895 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 490.819981 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 3.029284 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 1506.756657 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 490.818208 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.000092 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.046042 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.045983 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.014979 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.061113 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 2788 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::total 0.061054 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 2784 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 37 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 523 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 154 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2006 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.085083 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 76702 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 76702 # Number of data accesses +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 524 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 151 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2004 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.084961 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 76658 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 76658 # Number of data accesses system.cpu.l2cache.Writeback_hits::writebacks 16 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 16 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 8 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 8 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 2523 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 2523 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 2524 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 2524 # number of ReadCleanReq hits system.cpu.l2cache.ReadSharedReq_hits::cpu.data 80 # number of ReadSharedReq hits system.cpu.l2cache.ReadSharedReq_hits::total 80 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 2523 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 2524 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 88 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2611 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 2523 # number of overall hits +system.cpu.l2cache.demand_hits::total 2612 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 2524 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 88 # number of overall hits -system.cpu.l2cache.overall_hits::total 2611 # number of overall hits +system.cpu.l2cache.overall_hits::total 2612 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 1090 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 1090 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2165 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 2165 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2161 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 2161 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 632 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 632 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2165 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 2161 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 1722 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 3887 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2165 # number of overall misses +system.cpu.l2cache.demand_misses::total 3883 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2161 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 1722 # number of overall misses -system.cpu.l2cache.overall_misses::total 3887 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 83513000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 83513000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 161704000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 161704000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 49184000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 49184000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 161704000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 132697000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 294401000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 161704000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 132697000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 294401000 # number of overall miss cycles +system.cpu.l2cache.overall_misses::total 3883 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 83342500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 83342500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 161697500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 161697500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 49918000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 49918000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 161697500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 133260500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 294958000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 161697500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 133260500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 294958000 # number of overall miss cycles system.cpu.l2cache.Writeback_accesses::writebacks 16 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 16 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1098 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1098 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 4688 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 4688 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 4685 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 4685 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 712 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::total 712 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 4688 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 4685 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 1810 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 6498 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 4688 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 6495 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 4685 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 1810 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 6498 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 6495 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.992714 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.992714 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.461817 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.461817 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.461259 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.461259 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.887640 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.887640 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461817 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461259 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.951381 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.598184 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461817 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.597844 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461259 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.951381 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.598184 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76617.431193 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76617.431193 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74690.069284 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74690.069284 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77822.784810 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77822.784810 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74690.069284 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77059.814170 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75739.902238 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74690.069284 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77059.814170 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75739.902238 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.597844 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76461.009174 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76461.009174 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74825.312355 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74825.312355 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78984.177215 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 78984.177215 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74825.312355 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77387.049942 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75961.370075 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74825.312355 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77387.049942 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75961.370075 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -734,106 +734,106 @@ system.cpu.l2cache.overall_mshr_hits::cpu.data 14 system.cpu.l2cache.overall_mshr_hits::total 16 # number of overall MSHR hits system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1090 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 1090 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2163 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2163 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2159 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2159 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 618 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 618 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2163 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2159 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 1708 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 3871 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2163 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 3867 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2159 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 1708 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 3871 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 72613000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 72613000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 139936000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 139936000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 42042000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 42042000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 139936000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 114655000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 254591000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 139936000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 114655000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 254591000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 3867 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 72442500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 72442500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 139969500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 139969500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 42776000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 42776000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 139969500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 115218500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 255188000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 139969500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 115218500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 255188000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.992714 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992714 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.461391 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.461391 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.460832 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.460832 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.867978 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.867978 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.461391 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.460832 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.943646 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.595722 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.461391 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.595381 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.460832 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.943646 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.595722 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66617.431193 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66617.431193 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64695.330559 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64695.330559 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68029.126214 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68029.126214 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64695.330559 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67128.220141 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65768.793593 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64695.330559 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67128.220141 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65768.793593 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.595381 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66461.009174 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66461.009174 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64830.708661 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64830.708661 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69216.828479 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69216.828479 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64830.708661 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67458.138173 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65991.207655 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64830.708661 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67458.138173 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65991.207655 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 5399 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 5396 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 16 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 2588 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 2586 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1098 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1098 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 4688 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 4685 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadSharedReq 712 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 11943 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 11935 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3656 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 15599 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 299968 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 15591 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 299776 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 116864 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 416832 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 416640 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 9429 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 9425 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 9429 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 9425 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 9429 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 4730500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 9425 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 4728500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 7031498 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 7026998 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 2721986 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadResp 2780 # Transaction distribution +system.membus.trans_dist::ReadResp 2776 # Transaction distribution system.membus.trans_dist::ReadExReq 1090 # Transaction distribution system.membus.trans_dist::ReadExResp 1090 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 2780 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7740 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 7740 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 247680 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 247680 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 2776 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7732 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 7732 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 247424 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 247424 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 3870 # Request fanout histogram +system.membus.snoop_fanout::samples 3866 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 3870 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 3866 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 3870 # Request fanout histogram -system.membus.reqLayer0.occupancy 4532500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 3866 # Request fanout histogram +system.membus.reqLayer0.occupancy 4535000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 20566750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 20543000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini index 962fb9596..cec07c5fb 100644 --- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini @@ -149,7 +149,7 @@ instShiftAmt=2 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -490,7 +490,7 @@ opLat=4 pipelined=true [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -600,7 +600,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=prefetcher tags addr_ranges=0:18446744073709551615 assoc=16 @@ -688,7 +688,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/twolf +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/twolf gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini index 081b32451..1647d5712 100644 --- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini +++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini @@ -156,7 +156,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -513,7 +513,7 @@ opLat=3 pipelined=false [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -579,7 +579,7 @@ system=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout index 7449e222c..61db655d7 100755 --- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout +++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout @@ -1,10 +1,12 @@ +Redirecting stdout to build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/simout +Redirecting stderr to build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Apr 22 2015 08:10:29 -gem5 started Apr 22 2015 10:10:22 -gem5 executing on phenom -command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing +gem5 compiled Sep 14 2015 22:13:36 +gem5 started Sep 14 2015 23:11:50 +gem5 executing on ribera.cs.wisc.edu +command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sav Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sv2 @@ -19,397 +21,11 @@ info: Increasing stack size by one page. info: Increasing stack size by one page. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 - 31 32 33 34 35 36 37 38 39 40 41 42 info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. - 43 44 45 + 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 -122 123 124 Exiting @ tick 148668850500 because target called exit() +122 123 124 info: Increasing stack size by one page. +Exiting @ tick 79147317000 because target called exit() diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt index 8e968af2a..cd6ba3bb4 100644 --- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt @@ -1,62 +1,62 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.081371 # Number of seconds simulated -sim_ticks 81371461000 # Number of ticks simulated -final_tick 81371461000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.079147 # Number of seconds simulated +sim_ticks 79147317000 # Number of ticks simulated +final_tick 79147317000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 90424 # Simulator instruction rate (inst/s) -host_op_rate 151559 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 55711800 # Simulator tick rate (ticks/s) -host_mem_usage 348672 # Number of bytes of host memory used -host_seconds 1460.58 # Real time elapsed on the host +host_inst_rate 70947 # Simulator instruction rate (inst/s) +host_op_rate 118914 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 42517019 # Simulator tick rate (ticks/s) +host_mem_usage 343896 # Number of bytes of host memory used +host_seconds 1861.54 # Real time elapsed on the host sim_insts 132071192 # Number of instructions simulated sim_ops 221363384 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 224128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 125504 # Number of bytes read from this memory -system.physmem.bytes_read::total 349632 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 224128 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 224128 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3502 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1961 # Number of read requests responded to by this memory -system.physmem.num_reads::total 5463 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 2754381 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1542359 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 4296740 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2754381 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2754381 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2754381 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1542359 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4296740 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 5463 # Number of read requests accepted +system.physmem.bytes_read::cpu.inst 221376 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 124928 # Number of bytes read from this memory +system.physmem.bytes_read::total 346304 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 221376 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 221376 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3459 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1952 # Number of read requests responded to by this memory +system.physmem.num_reads::total 5411 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 2797012 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1578424 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 4375436 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 2797012 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 2797012 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 2797012 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1578424 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4375436 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 5413 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 5463 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 5413 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 349632 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 346304 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 349632 # Total read bytes from the system interface side +system.physmem.bytesReadSys 346432 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 312 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 292 # Per bank write bursts -system.physmem.perBankRdBursts::1 354 # Per bank write bursts -system.physmem.perBankRdBursts::2 456 # Per bank write bursts -system.physmem.perBankRdBursts::3 360 # Per bank write bursts -system.physmem.perBankRdBursts::4 330 # Per bank write bursts -system.physmem.perBankRdBursts::5 342 # Per bank write bursts -system.physmem.perBankRdBursts::6 399 # Per bank write bursts -system.physmem.perBankRdBursts::7 387 # Per bank write bursts -system.physmem.perBankRdBursts::8 324 # Per bank write bursts -system.physmem.perBankRdBursts::9 282 # Per bank write bursts -system.physmem.perBankRdBursts::10 240 # Per bank write bursts -system.physmem.perBankRdBursts::11 270 # Per bank write bursts -system.physmem.perBankRdBursts::12 220 # Per bank write bursts -system.physmem.perBankRdBursts::13 487 # Per bank write bursts -system.physmem.perBankRdBursts::14 392 # Per bank write bursts -system.physmem.perBankRdBursts::15 328 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 303 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 299 # Per bank write bursts +system.physmem.perBankRdBursts::1 344 # Per bank write bursts +system.physmem.perBankRdBursts::2 461 # Per bank write bursts +system.physmem.perBankRdBursts::3 354 # Per bank write bursts +system.physmem.perBankRdBursts::4 343 # Per bank write bursts +system.physmem.perBankRdBursts::5 326 # Per bank write bursts +system.physmem.perBankRdBursts::6 401 # Per bank write bursts +system.physmem.perBankRdBursts::7 385 # Per bank write bursts +system.physmem.perBankRdBursts::8 338 # Per bank write bursts +system.physmem.perBankRdBursts::9 281 # Per bank write bursts +system.physmem.perBankRdBursts::10 237 # Per bank write bursts +system.physmem.perBankRdBursts::11 285 # Per bank write bursts +system.physmem.perBankRdBursts::12 221 # Per bank write bursts +system.physmem.perBankRdBursts::13 466 # Per bank write bursts +system.physmem.perBankRdBursts::14 386 # Per bank write bursts +system.physmem.perBankRdBursts::15 284 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 81371407000 # Total gap between requests +system.physmem.totGap 79147284500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 5463 # Read request sizes (log2) +system.physmem.readPktSize::6 5413 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,12 +90,12 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4363 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 914 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 164 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 20 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4288 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 911 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 178 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 31 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -186,313 +186,313 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1133 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 307.177405 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 178.606569 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 326.434363 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 453 39.98% 39.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 241 21.27% 61.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 107 9.44% 70.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 66 5.83% 76.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 42 3.71% 80.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 53 4.68% 84.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 30 2.65% 87.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 18 1.59% 89.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 123 10.86% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1133 # Bytes accessed per row activation -system.physmem.totQLat 39364000 # Total ticks spent queuing -system.physmem.totMemAccLat 141795250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 27315000 # Total ticks spent in databus transfers -system.physmem.avgQLat 7205.56 # Average queueing delay per DRAM burst -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25955.56 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 4.30 # Average DRAM read bandwidth in MiByte/s +system.physmem.bytesPerActivate::samples 1109 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 312.266907 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 183.102740 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 326.449427 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 425 38.32% 38.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 245 22.09% 60.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 103 9.29% 69.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 58 5.23% 74.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 62 5.59% 80.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 52 4.69% 85.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 24 2.16% 87.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 18 1.62% 89.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 122 11.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1109 # Bytes accessed per row activation +system.physmem.totQLat 39588000 # Total ticks spent queuing +system.physmem.totMemAccLat 141044250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 27055000 # Total ticks spent in databus transfers +system.physmem.avgQLat 7313.50 # Average queueing delay per DRAM burst +system.physmem.avgBusLat 4998.15 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 26056.58 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 4.38 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 4.30 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 4.38 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.32 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 4322 # Number of row buffer hits during reads +system.physmem.readRowHits 4302 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 79.11 # Row buffer hit rate for reads +system.physmem.readRowHitRate 79.48 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 14895004.03 # Average gap between requests -system.physmem.pageHitRate 79.11 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 4898880 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 2673000 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 22627800 # Energy for read commands per rank (pJ) +system.physmem.avgGap 14621704.14 # Average gap between requests +system.physmem.pageHitRate 79.48 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 4951800 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 2701875 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 22721400 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 5314452000 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 2576418525 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 46559935500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 54481005705 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.574677 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 77452365250 # Time in different power states -system.physmem_0.memoryStateTime::REF 2717000000 # Time in different power states +system.physmem_0.refreshEnergy 5169512400 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 2476092825 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 45316483500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 52992463800 # Total energy per rank (pJ) +system.physmem_0.averagePower 669.540663 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 75384383500 # Time in different power states +system.physmem_0.memoryStateTime::REF 2642640000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1197234500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1120221500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 3643920 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1988250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 19640400 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 3432240 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 1872750 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 19484400 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 5314452000 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 2400589485 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 46714163250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 54454477305 # Total energy per rank (pJ) -system.physmem_1.averagePower 669.248755 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 77713281250 # Time in different power states -system.physmem_1.memoryStateTime::REF 2717000000 # Time in different power states +system.physmem_1.refreshEnergy 5169512400 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 2281510215 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 45487170000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 52962982005 # Total energy per rank (pJ) +system.physmem_1.averagePower 669.168172 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 75669637750 # Time in different power states +system.physmem_1.memoryStateTime::REF 2642640000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 939125250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 834967250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 21769917 # Number of BP lookups -system.cpu.branchPred.condPredicted 21769917 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1549122 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 13731962 # Number of BTB lookups -system.cpu.branchPred.BTBHits 12878566 # Number of BTB hits +system.cpu.branchPred.lookups 20588400 # Number of BP lookups +system.cpu.branchPred.condPredicted 20588400 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1327971 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 12696525 # Number of BTB lookups +system.cpu.branchPred.BTBHits 12013993 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 93.785331 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1523299 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 21478 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 94.624261 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1440282 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 16776 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 400 # Number of system calls -system.cpu.numCycles 162742923 # number of cpu cycles simulated +system.cpu.numCycles 158294635 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 27183337 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 241535825 # Number of instructions fetch has processed -system.cpu.fetch.Branches 21769917 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 14401865 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 133481172 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3672135 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 7 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 3449 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 35973 # Number of stall cycles due to pending traps +system.cpu.fetch.icacheStallCycles 25247816 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 227405263 # Number of instructions fetch has processed +system.cpu.fetch.Branches 20588400 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 13454275 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 131222766 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3194613 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 4 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.MiscStallCycles 1919 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 20727 # Number of stall cycles due to pending traps system.cpu.fetch.PendingQuiesceStallCycles 13 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 110 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 26033005 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 318152 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 162540128 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.445335 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.347989 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.IcacheWaitRetryStallCycles 47 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 24255799 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 267811 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 158090598 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.379045 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.324681 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 96819226 59.57% 59.57% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4970692 3.06% 62.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 3926504 2.42% 65.04% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 4600449 2.83% 67.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 4436163 2.73% 70.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 5045508 3.10% 73.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 5083113 3.13% 76.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 3898601 2.40% 79.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 33759872 20.77% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 95773120 60.58% 60.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4766421 3.01% 63.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 3796193 2.40% 66.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 4366321 2.76% 68.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 4228924 2.68% 71.43% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 4813507 3.04% 74.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 4702194 2.97% 77.45% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 3700875 2.34% 79.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 31943043 20.21% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 162540128 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.133769 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.484156 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 16504764 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 96892991 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 25874540 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 21431766 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1836067 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 352818767 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 1836067 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 24444805 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 33422530 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 30828 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 38315708 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 64490190 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 343379412 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 1374 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 57139077 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 7429063 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 172376 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 397453727 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 950141626 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 627304694 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 4642412 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 158090598 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.130064 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.436595 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 15405711 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 96196393 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 23270128 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 21621060 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1597306 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 336557336 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 1597306 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 23296942 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 31816084 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 30705 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 35988234 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 65361327 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 328199746 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1272 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 57739687 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 7687780 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 164697 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 380395487 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 909798638 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 600491080 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 4191135 # Number of floating rename lookups system.cpu.rename.CommittedMaps 259429450 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 138024277 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 2171 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 2092 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 120106098 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 87123680 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 31143046 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 62089518 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 21014033 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 331702995 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 4700 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 264529155 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 75427 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 110344311 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 226235086 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 3455 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 162540128 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.627470 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.538199 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 120966037 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1948 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1925 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 121028118 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 82726275 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 29782185 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 59498195 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 20364114 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 317775977 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 4062 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 259339716 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 70716 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 96416655 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 197093622 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 2817 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 158090598 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.640450 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.524161 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 42962851 26.43% 26.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 47766675 29.39% 55.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 33381943 20.54% 76.36% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 18299706 11.26% 87.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 11254917 6.92% 94.54% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 4928041 3.03% 97.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2601211 1.60% 99.17% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 925935 0.57% 99.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 418849 0.26% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 40031018 25.32% 25.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 47550925 30.08% 55.40% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 33058238 20.91% 76.31% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 17999758 11.39% 87.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 10966409 6.94% 94.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 4755401 3.01% 97.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2459487 1.56% 99.20% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 881418 0.56% 99.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 387944 0.25% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 162540128 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 158090598 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 228422 7.18% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.18% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 2563241 80.56% 87.74% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 390075 12.26% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 232409 7.35% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.35% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 2543467 80.43% 87.78% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 386453 12.22% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 1211775 0.46% 0.46% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 165335672 62.50% 62.96% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 786316 0.30% 63.26% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 7038827 2.66% 65.92% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 1212035 0.46% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.38% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 66231753 25.04% 91.41% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 22712777 8.59% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 1213129 0.47% 0.47% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 161789317 62.39% 62.85% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 789379 0.30% 63.16% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 7038032 2.71% 65.87% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 1187047 0.46% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.33% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 64866508 25.01% 91.34% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 22456304 8.66% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 264529155 # Type of FU issued -system.cpu.iq.rate 1.625442 # Inst issue rate -system.cpu.iq.fu_busy_cnt 3181738 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.012028 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 689869496 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 438078029 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 258256761 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 4986107 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 4289171 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 2392105 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 263990006 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 2509112 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 18745493 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 259339716 # Type of FU issued +system.cpu.iq.rate 1.638335 # Inst issue rate +system.cpu.iq.fu_busy_cnt 3162329 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.012194 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 675146049 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 410783686 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 253609186 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 4857026 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 3709843 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 2340813 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 258843472 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 2445444 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 18733712 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 30474102 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 13683 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 322031 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 10627329 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 26076688 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 12661 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 303068 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 9266468 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 52743 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 15 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 50753 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 39 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1836067 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 14124717 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 495168 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 331707695 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 107609 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 87123689 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 31143046 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 2075 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 394182 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 62934 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 322031 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 682027 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 925981 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1608008 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 262198462 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 65303975 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2330693 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 1597306 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 12475143 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 492608 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 317780039 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 92128 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 82726275 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 29782185 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1904 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 385254 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 64210 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 303068 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 551876 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 825683 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1377559 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 257278299 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 64049933 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2061417 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 87811155 # number of memory reference insts executed -system.cpu.iew.exec_branches 14511685 # Number of branches executed -system.cpu.iew.exec_stores 22507180 # Number of stores executed -system.cpu.iew.exec_rate 1.611121 # Inst execution rate -system.cpu.iew.wb_sent 261483321 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 260648866 # cumulative count of insts written-back -system.cpu.iew.wb_producers 208559295 # num instructions producing a value -system.cpu.iew.wb_consumers 374938421 # num instructions consuming a value +system.cpu.iew.exec_refs 86328991 # number of memory reference insts executed +system.cpu.iew.exec_branches 14325599 # Number of branches executed +system.cpu.iew.exec_stores 22279058 # Number of stores executed +system.cpu.iew.exec_rate 1.625313 # Inst execution rate +system.cpu.iew.wb_sent 256636877 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 255949999 # cumulative count of insts written-back +system.cpu.iew.wb_producers 204329368 # num instructions producing a value +system.cpu.iew.wb_consumers 369642243 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.601599 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.556249 # average fanout of values written-back +system.cpu.iew.wb_rate 1.616922 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.552776 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 110351288 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 96424533 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 1245 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1552443 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 147477365 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.500999 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.940236 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1329745 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 144946815 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.527204 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.957309 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 47558134 32.25% 32.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 57784481 39.18% 71.43% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 14247523 9.66% 81.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 11907169 8.07% 89.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 4233466 2.87% 92.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 2889588 1.96% 93.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 908406 0.62% 94.61% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1058674 0.72% 95.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 6889924 4.67% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 45502245 31.39% 31.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 57364882 39.58% 70.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 14168547 9.77% 80.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 11990061 8.27% 89.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 4061557 2.80% 91.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 2847156 1.96% 93.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 903972 0.62% 94.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1081775 0.75% 95.15% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 7026620 4.85% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 147477365 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 144946815 # Number of insts commited each cycle system.cpu.commit.committedInsts 132071192 # Number of instructions committed system.cpu.commit.committedOps 221363384 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -538,124 +538,125 @@ system.cpu.commit.op_class_0::MemWrite 20515717 9.27% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 221363384 # Class of committed instruction -system.cpu.commit.bw_lim_events 6889924 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 472302113 # The number of ROB reads -system.cpu.rob.rob_writes 678534776 # The number of ROB writes -system.cpu.timesIdled 2601 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 202795 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 7026620 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 455708112 # The number of ROB reads +system.cpu.rob.rob_writes 648756933 # The number of ROB writes +system.cpu.timesIdled 2654 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 204037 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 132071192 # Number of Instructions Simulated system.cpu.committedOps 221363384 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 1.232236 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.232236 # CPI: Total CPI of All Threads -system.cpu.ipc 0.811533 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.811533 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 453858264 # number of integer regfile reads -system.cpu.int_regfile_writes 236894069 # number of integer regfile writes -system.cpu.fp_regfile_reads 3268800 # number of floating regfile reads -system.cpu.fp_regfile_writes 2052370 # number of floating regfile writes -system.cpu.cc_regfile_reads 102728686 # number of cc regfile reads -system.cpu.cc_regfile_writes 60021475 # number of cc regfile writes -system.cpu.misc_regfile_reads 135450288 # number of misc regfile reads +system.cpu.cpi 1.198555 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.198555 # CPI: Total CPI of All Threads +system.cpu.ipc 0.834338 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.834338 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 448462774 # number of integer regfile reads +system.cpu.int_regfile_writes 232558570 # number of integer regfile writes +system.cpu.fp_regfile_reads 3214394 # number of floating regfile reads +system.cpu.fp_regfile_writes 1998880 # number of floating regfile writes +system.cpu.cc_regfile_reads 102524460 # number of cc regfile reads +system.cpu.cc_regfile_writes 59518831 # number of cc regfile writes +system.cpu.misc_regfile_reads 132416718 # number of misc regfile reads system.cpu.misc_regfile_writes 1689 # number of misc regfile writes -system.cpu.dcache.tags.replacements 22 # number of replacements -system.cpu.dcache.tags.tagsinuse 1449.922463 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 66913357 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1999 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 33473.415208 # Average number of references to valid blocks. +system.cpu.dcache.tags.replacements 53 # number of replacements +system.cpu.dcache.tags.tagsinuse 1431.895248 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 65702088 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1996 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 32916.877756 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 1449.922463 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.353985 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.353985 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 1977 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 483 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 1444 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.482666 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 133833717 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 133833717 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 46399026 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 46399026 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 20513875 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 20513875 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 66912901 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 66912901 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 66912901 # number of overall hits -system.cpu.dcache.overall_hits::total 66912901 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1102 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1102 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1856 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1856 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2958 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2958 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2958 # number of overall misses -system.cpu.dcache.overall_misses::total 2958 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 70369000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 70369000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 128824000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 128824000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 199193000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 199193000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 199193000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 199193000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 46400128 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 46400128 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.occ_blocks::cpu.data 1431.895248 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.349584 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.349584 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 1943 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 32 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 495 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 1395 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.474365 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 131411014 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 131411014 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 45187780 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 45187780 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 20513887 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 20513887 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 65701667 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 65701667 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 65701667 # number of overall hits +system.cpu.dcache.overall_hits::total 65701667 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 998 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 998 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1844 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1844 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2842 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2842 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2842 # number of overall misses +system.cpu.dcache.overall_misses::total 2842 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 65947500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 65947500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 129226000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 129226000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 195173500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 195173500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 195173500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 195173500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 45188778 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 45188778 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 20515731 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 20515731 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 66915859 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 66915859 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 66915859 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 66915859 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000024 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000024 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 65704509 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 65704509 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 65704509 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 65704509 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000022 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000090 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.000090 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.000044 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.000044 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.000044 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.000044 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63855.716878 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 63855.716878 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69409.482759 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 69409.482759 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 67340.432725 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 67340.432725 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 67340.432725 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 67340.432725 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 318 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 52 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66079.659319 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 66079.659319 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70079.175705 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 70079.175705 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 68674.700915 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 68674.700915 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 68674.700915 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 68674.700915 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 656 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 70 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 7 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 63.600000 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 52 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 93.714286 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 70 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 11 # number of writebacks -system.cpu.dcache.writebacks::total 11 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 641 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 641 # number of ReadReq MSHR hits +system.cpu.dcache.writebacks::writebacks 12 # number of writebacks +system.cpu.dcache.writebacks::total 12 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 541 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 541 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 2 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 643 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 643 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 643 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 643 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 461 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 461 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1854 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 1854 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2315 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2315 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2315 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2315 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36642000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 36642000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 126830000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 126830000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 163472000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 163472000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 163472000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 163472000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_hits::cpu.data 543 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 543 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 543 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 543 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 457 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 457 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1842 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1842 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2299 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2299 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2299 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2299 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36552500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 36552500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 127238000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 127238000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 163790500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 163790500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 163790500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 163790500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000090 # mshr miss rate for WriteReq accesses @@ -664,214 +665,212 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000035 system.cpu.dcache.demand_mshr_miss_rate::total 0.000035 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000035 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79483.731020 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79483.731020 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68408.845739 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68408.845739 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70614.254860 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 70614.254860 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70614.254860 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 70614.254860 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79983.588621 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79983.588621 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69076.004343 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69076.004343 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71244.236625 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 71244.236625 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71244.236625 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 71244.236625 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 5619 # number of replacements -system.cpu.icache.tags.tagsinuse 1637.148267 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 26022644 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 7593 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 3427.188726 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 5044 # number of replacements +system.cpu.icache.tags.tagsinuse 1638.951309 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 24246301 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 7022 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 3452.905298 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1637.148267 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.799389 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.799389 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1974 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1638.951309 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.800269 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.800269 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1978 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 181 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 882 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 22 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 786 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.963867 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 52073916 # Number of tag accesses -system.cpu.icache.tags.data_accesses 52073916 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 26022649 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 26022649 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 26022649 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 26022649 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 26022649 # number of overall hits -system.cpu.icache.overall_hits::total 26022649 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 10355 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 10355 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 10355 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 10355 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 10355 # number of overall misses -system.cpu.icache.overall_misses::total 10355 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 419159499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 419159499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 419159499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 419159499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 419159499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 419159499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 26033004 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 26033004 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 26033004 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 26033004 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 26033004 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 26033004 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000398 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000398 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000398 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000398 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000398 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000398 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40478.947272 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 40478.947272 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 40478.947272 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 40478.947272 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 40478.947272 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 40478.947272 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 1340 # number of cycles access was blocked +system.cpu.icache.tags.age_task_id_blocks_1024::1 191 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 874 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 20 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 790 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.965820 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 48518920 # Number of tag accesses +system.cpu.icache.tags.data_accesses 48518920 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 24246303 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 24246303 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 24246303 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 24246303 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 24246303 # number of overall hits +system.cpu.icache.overall_hits::total 24246303 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 9495 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 9495 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 9495 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 9495 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 9495 # number of overall misses +system.cpu.icache.overall_misses::total 9495 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 408233999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 408233999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 408233999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 408233999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 408233999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 408233999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 24255798 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 24255798 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 24255798 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 24255798 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 24255798 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 24255798 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000391 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000391 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000391 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000391 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000391 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000391 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42994.628647 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 42994.628647 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 42994.628647 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 42994.628647 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 42994.628647 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 42994.628647 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 791 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 26 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 51.538462 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 60.846154 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2445 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2445 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2445 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2445 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2445 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2445 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 7910 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 7910 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 7910 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 7910 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 7910 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 7910 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 320594000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 320594000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 320594000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 320594000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 320594000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 320594000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000304 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000304 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000304 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000304 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000304 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000304 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 40530.214918 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40530.214918 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 40530.214918 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 40530.214918 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 40530.214918 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 40530.214918 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2168 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2168 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2168 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2168 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2168 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2168 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 7327 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 7327 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 7327 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 7327 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 7327 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 7327 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 310311499 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 310311499 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 310311499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 310311499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 310311499 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 310311499 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000302 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000302 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000302 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000302 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000302 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000302 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42351.780947 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42351.780947 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42351.780947 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 42351.780947 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42351.780947 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 42351.780947 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 2621.537078 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 9541 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 3929 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.428353 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 2588.297524 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 8549 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 3882 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.202215 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 0.832574 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2306.260557 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 314.443947 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 0.823385 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2282.748954 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 304.725185 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.000025 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.070381 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.009596 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.080003 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 3929 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 179 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1003 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 50 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2650 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.119904 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 128128 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 128128 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 11 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 11 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 6 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 6 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 4091 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 4091 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 32 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 32 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 4091 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 38 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 4129 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 4091 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 38 # number of overall hits -system.cpu.l2cache.overall_hits::total 4129 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 312 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 312 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 1533 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 1533 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3503 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 3503 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 428 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 428 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3503 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1961 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 5464 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3503 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1961 # number of overall misses -system.cpu.l2cache.overall_misses::total 5464 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 114429000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 114429000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 265295500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 265295500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 35535500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 35535500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 265295500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 149964500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 415260000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 265295500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 149964500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 415260000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 11 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 11 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 316 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 316 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.069664 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.009299 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.078989 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 3882 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 183 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 994 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 40 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2615 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.118469 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 119661 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 119661 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 12 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 12 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 5 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 5 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3560 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 3560 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 39 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 39 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 3560 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 44 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 3604 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 3560 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 44 # number of overall hits +system.cpu.l2cache.overall_hits::total 3604 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 303 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 303 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 1534 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 1534 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3462 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 3462 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 418 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 418 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3462 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1952 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 5414 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3462 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 1952 # number of overall misses +system.cpu.l2cache.overall_misses::total 5414 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 115109000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 115109000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 261483000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 261483000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 35445000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 35445000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 261483000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 150554000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 412037000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 261483000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 150554000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 412037000 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 12 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 12 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 303 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 303 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 1539 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 1539 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 7594 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 7594 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 460 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 460 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 7594 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1999 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 9593 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 7594 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1999 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 9593 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.987342 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.987342 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.996101 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.996101 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.461285 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.461285 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.930435 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.930435 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461285 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.980990 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.569582 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461285 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.980990 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.569582 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74643.835616 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74643.835616 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75733.799600 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75733.799600 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83026.869159 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83026.869159 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75733.799600 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76473.482917 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75999.267936 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75733.799600 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76473.482917 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75999.267936 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 7022 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 7022 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 457 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 457 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 7022 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1996 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 9018 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 7022 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1996 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 9018 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.996751 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.996751 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.493022 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.493022 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.914661 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.914661 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.493022 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.977956 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.600355 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.493022 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.977956 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.600355 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75038.461538 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75038.461538 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75529.462738 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75529.462738 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84796.650718 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84796.650718 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75529.462738 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77128.073770 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 76105.836720 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75529.462738 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77128.073770 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 76105.836720 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -880,122 +879,122 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 312 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 312 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1533 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 1533 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3503 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3503 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 428 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 428 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3503 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1961 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 5464 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3503 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1961 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 5464 # number of overall MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 6464000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 6464000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 99099000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 99099000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 230285500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 230285500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31255500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31255500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 230285500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 130354500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 360640000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 230285500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 130354500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 360640000 # number of overall MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.987342 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.987342 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.996101 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.996101 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.461285 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.461285 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.930435 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.930435 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.461285 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.980990 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.569582 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.461285 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.980990 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.569582 # mshr miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 20717.948718 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20717.948718 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64643.835616 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64643.835616 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65739.508992 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65739.508992 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73026.869159 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73026.869159 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65739.508992 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66473.482917 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66002.928258 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65739.508992 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66473.482917 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66002.928258 # average overall mshr miss latency +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 303 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 303 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1534 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 1534 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3462 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3462 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 418 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 418 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3462 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 1952 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 5414 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3462 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 1952 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 5414 # number of overall MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 6283500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 6283500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 99769000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 99769000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 226893000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 226893000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31265000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31265000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 226893000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 131034000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 357927000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 226893000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 131034000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 357927000 # number of overall MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.996751 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.996751 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.493022 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.493022 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.914661 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.914661 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.493022 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.977956 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.600355 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.493022 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.977956 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.600355 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 20737.623762 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20737.623762 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65038.461538 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65038.461538 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65538.128250 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65538.128250 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74796.650718 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74796.650718 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65538.128250 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67128.073770 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66111.377909 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65538.128250 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67128.073770 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66111.377909 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 8368 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 11 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 5412 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 316 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 316 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 7781 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 12 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 4947 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 303 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 303 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 1539 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 1539 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 7910 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 460 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20904 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4651 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 25555 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 485888 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 128640 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 614528 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 316 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 15866 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadCleanReq 7327 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 457 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 19253 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4650 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 23903 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 449216 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 128512 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 577728 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 305 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 14723 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 15866 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 14723 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 15866 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 7944000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 14723 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 7373500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 11862000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 10986000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3157498 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3145500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.membus.trans_dist::ReadResp 3929 # Transaction distribution -system.membus.trans_dist::UpgradeReq 312 # Transaction distribution -system.membus.trans_dist::UpgradeResp 312 # Transaction distribution -system.membus.trans_dist::ReadExReq 1533 # Transaction distribution -system.membus.trans_dist::ReadExResp 1533 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 3930 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 11549 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 11549 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 11549 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 349568 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 349568 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 349568 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 3877 # Transaction distribution +system.membus.trans_dist::UpgradeReq 303 # Transaction distribution +system.membus.trans_dist::UpgradeResp 303 # Transaction distribution +system.membus.trans_dist::ReadExReq 1534 # Transaction distribution +system.membus.trans_dist::ReadExResp 1534 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 3879 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 11430 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 11430 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 11430 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 346304 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 346304 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 346304 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 5775 # Request fanout histogram +system.membus.snoop_fanout::samples 5716 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 5775 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 5716 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 5775 # Request fanout histogram -system.membus.reqLayer0.occupancy 7111000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 5716 # Request fanout histogram +system.membus.reqLayer0.occupancy 7099000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 29581688 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 29276697 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- |