summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini
diff options
context:
space:
mode:
authorNathan Binkert <binkertn@umich.edu>2007-06-12 07:56:53 -0700
committerNathan Binkert <binkertn@umich.edu>2007-06-12 07:56:53 -0700
commit1a3e668446e4b2d2c61651c9ae58e643c2aa3ad2 (patch)
treec1a0811248e7d8addf4e84d3532e5d506e8aaec8 /tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini
parent125237d357be7f2c5adf03da8dcf352ccad32954 (diff)
downloadgem5-1a3e668446e4b2d2c61651c9ae58e643c2aa3ad2.tar.xz
update for small parameter and statistics name changes
--HG-- extra : convert_revision : d538b79986c11a462ab285c167cef45dd793da32
Diffstat (limited to 'tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini')
-rw-r--r--tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini8
1 files changed, 4 insertions, 4 deletions
diff --git a/tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini b/tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini
index 1c1daa355..5a336ab13 100644
--- a/tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/quick/00.hello/ref/alpha/tru64/simple-timing/config.ini
@@ -44,7 +44,7 @@ prefetch_access=false
prefetch_cache_check_push=true
prefetch_data_accesses_only=false
prefetch_degree=1
-prefetch_latency=10
+prefetch_latency=10000
prefetch_miss=false
prefetch_past_page=false
prefetch_policy=none
@@ -82,7 +82,7 @@ prefetch_access=false
prefetch_cache_check_push=true
prefetch_data_accesses_only=false
prefetch_degree=1
-prefetch_latency=10
+prefetch_latency=10000
prefetch_miss=false
prefetch_past_page=false
prefetch_policy=none
@@ -120,7 +120,7 @@ prefetch_access=false
prefetch_cache_check_push=true
prefetch_data_accesses_only=false
prefetch_degree=1
-prefetch_latency=10
+prefetch_latency=100000
prefetch_miss=false
prefetch_past_page=false
prefetch_policy=none
@@ -174,7 +174,7 @@ bus_id=0
clock=1000
responder_set=false
width=64
-port=system.physmem.port system.cpu.l2cache.mem_side
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
[system.physmem]
type=PhysicalMemory