diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2010-06-02 12:58:04 -0500 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2010-06-02 12:58:04 -0500 |
commit | d8294575e15a71354a9967afba9c9365908c100e (patch) | |
tree | 579ec05570e9b471f083a7bd935e3887ee2bb981 /tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt | |
parent | 9ebaf8ecd5948562126997d720745f1f01809193 (diff) | |
download | gem5-d8294575e15a71354a9967afba9c9365908c100e.tar.xz |
ARM: Update the stats now that VFP load/store multiple is implemented.
Diffstat (limited to 'tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt')
-rw-r--r-- | tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt | 18 |
1 files changed, 9 insertions, 9 deletions
diff --git a/tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt index 5099003da..e3d77331d 100644 --- a/tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt +++ b/tests/quick/00.hello/ref/arm/linux/simple-atomic/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 1074248 # Simulator instruction rate (inst/s) -host_mem_usage 180696 # Number of bytes of host memory used -host_seconds 0.01 # Real time elapsed on the host -host_tick_rate 511253720 # Simulator tick rate (ticks/s) +host_inst_rate 15740 # Simulator instruction rate (inst/s) +host_mem_usage 201240 # Number of bytes of host memory used +host_seconds 0.35 # Real time elapsed on the host +host_tick_rate 7864008 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 5498 # Number of instructions simulated +sim_insts 5514 # Number of instructions simulated sim_seconds 0.000003 # Number of seconds simulated -sim_ticks 2748500 # Number of ticks simulated +sim_ticks 2756500 # Number of ticks simulated system.cpu.dtb.accesses 0 # DTB accesses system.cpu.dtb.hits 0 # DTB hits system.cpu.dtb.misses 0 # DTB misses @@ -28,9 +28,9 @@ system.cpu.itb.write_accesses 0 # DT system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles -system.cpu.numCycles 5498 # number of cpu cycles simulated -system.cpu.num_insts 5498 # Number of instructions executed -system.cpu.num_refs 2127 # Number of memory references +system.cpu.numCycles 5514 # number of cpu cycles simulated +system.cpu.num_insts 5514 # Number of instructions executed +system.cpu.num_refs 2143 # Number of memory references system.cpu.workload.PROG:num_syscalls 13 # Number of system calls ---------- End Simulation Statistics ---------- |