summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2010-01-02 07:06:26 -0500
committerGabe Black <gblack@eecs.umich.edu>2010-01-02 07:06:26 -0500
commit4f4e6fc099349cf34e9ac4cfae4211379a4a030f (patch)
tree5828a10fcbaed0a0530e2547d6e2e73c3a0e4b16 /tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
parent47a1f113811173ebd52365bbe09ec2477c003780 (diff)
downloadgem5-4f4e6fc099349cf34e9ac4cfae4211379a4a030f.tar.xz
MIPS: Update the stats of the RUBY version of the regressions.
Diffstat (limited to 'tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini')
-rw-r--r--tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini6
1 files changed, 4 insertions, 2 deletions
diff --git a/tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini b/tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
index 1562d7d6a..a290f96a4 100644
--- a/tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
+++ b/tests/quick/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
@@ -132,7 +132,7 @@ port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
[system.physmem]
type=RubyMemory
clock=1
-config_file=build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/simple-timing-ruby/ruby.config
+config_file=build/MIPS_SE/tests/opt/quick/00.hello/mips/linux/simple-timing-ruby/ruby.config
debug=false
debug_file=ruby.debug
file=
@@ -140,8 +140,10 @@ latency=30000
latency_var=0
null=false
num_cpus=1
+num_dmas=1
phase=0
-range=0:134217727
+ports_per_core=2
+range=0:1073741823
stats_file=ruby.stats
zero=false
port=system.membus.port[0]