summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/mips
diff options
context:
space:
mode:
authorNathan Binkert <nate@binkert.org>2009-07-06 15:49:48 -0700
committerNathan Binkert <nate@binkert.org>2009-07-06 15:49:48 -0700
commite3e509b31ae7013ba791c0b0c701b0891a9ce1ce (patch)
tree5f7be9b546dc9eb4ce0451e7a370c1666c0c85d3 /tests/quick/00.hello/ref/mips
parent0c1a69e768068ef1e12c06b5635b49b87103f2bd (diff)
downloadgem5-e3e509b31ae7013ba791c0b0c701b0891a9ce1ce.tar.xz
tests: stats outputs now include CDFs, update tests that use those so they're easier to diff
Diffstat (limited to 'tests/quick/00.hello/ref/mips')
-rwxr-xr-xtests/quick/00.hello/ref/mips/linux/o3-timing/simout6
-rw-r--r--tests/quick/00.hello/ref/mips/linux/o3-timing/stats.txt148
2 files changed, 77 insertions, 77 deletions
diff --git a/tests/quick/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/00.hello/ref/mips/linux/o3-timing/simout
index f62e2f8fb..5aef74b1c 100755
--- a/tests/quick/00.hello/ref/mips/linux/o3-timing/simout
+++ b/tests/quick/00.hello/ref/mips/linux/o3-timing/simout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 22 2009 06:58:36
-M5 revision ce26a627c841 6126 default qtip tip stats_no_compat.diff
-M5 started Apr 22 2009 07:19:48
+M5 compiled Jul 6 2009 11:05:29
+M5 revision d3635cac686a 6289 default ruby_refs.diff qtip tip
+M5 started Jul 6 2009 11:11:08
M5 executing on maize
command line: build/MIPS_SE/m5.fast -d build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/00.hello/ref/mips/linux/o3-timing/stats.txt
index 5137cef3d..6d8206a5c 100644
--- a/tests/quick/00.hello/ref/mips/linux/o3-timing/stats.txt
+++ b/tests/quick/00.hello/ref/mips/linux/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 69701 # Simulator instruction rate (inst/s)
-host_mem_usage 203728 # Number of bytes of host memory used
-host_seconds 0.07 # Real time elapsed on the host
-host_tick_rate 191895105 # Simulator tick rate (ticks/s)
+host_inst_rate 27478 # Simulator instruction rate (inst/s)
+host_mem_usage 190884 # Number of bytes of host memory used
+host_seconds 0.18 # Real time elapsed on the host
+host_tick_rate 75816661 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 5024 # Number of instructions simulated
sim_seconds 0.000014 # Number of seconds simulated
@@ -20,22 +20,22 @@ system.cpu.commit.COM:branches 879 # Nu
system.cpu.commit.COM:bw_lim_events 63 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle::samples 14165 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0-1 11701 82.61% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::1-2 1166 8.23% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::2-3 493 3.48% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::3-4 279 1.97% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4-5 290 2.05% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5-6 74 0.52% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::6-7 61 0.43% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7-8 38 0.27% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 63 0.44% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 14165 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::mean 0.399223 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::stdev 1.126414 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0-1 11701 82.61% 82.61% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::1-2 1166 8.23% 90.84% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::2-3 493 3.48% 94.32% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::3-4 279 1.97% 96.29% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4-5 290 2.05% 98.33% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5-6 74 0.52% 98.86% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::6-7 61 0.43% 99.29% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7-8 38 0.27% 99.56% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8 63 0.44% 100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total 14165 # Number of insts commited each cycle
system.cpu.commit.COM:count 5655 # Number of instructions committed
system.cpu.commit.COM:loads 1130 # Number of loads committed
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
@@ -142,22 +142,22 @@ system.cpu.fetch.icacheStallCycles 2162 # Nu
system.cpu.fetch.predictedBranches 933 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 0.549669 # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples 15217 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows 0 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0-1 11225 73.77% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1-2 1766 11.61% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2-3 196 1.29% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3-4 137 0.90% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4-5 314 2.06% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5-6 113 0.74% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6-7 304 2.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7-8 249 1.64% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 913 6.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows 0 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 15217 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.002892 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.262712 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0-1 11225 73.77% 73.77% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1-2 1766 11.61% 85.37% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2-3 196 1.29% 86.66% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3-4 137 0.90% 87.56% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4-5 314 2.06% 89.62% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5-6 113 0.74% 90.37% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6-7 304 2.00% 92.36% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7-8 249 1.64% 94.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 913 6.00% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total 15217 # Number of instructions fetched each cycle (Total)
system.cpu.icache.ReadReq_accesses 2162 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 35500 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34915.151515 # average ReadReq mshr miss latency
@@ -257,54 +257,54 @@ system.cpu.iew.predictedNotTakenIncorrect 276 # N
system.cpu.iew.predictedTakenIncorrect 385 # Number of branches that were predicted taken incorrectly
system.cpu.ipc 0.180954 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.180954 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 4988 57.87% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 5 0.06% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 2 0.02% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 2 0.02% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 2560 29.70% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 1063 12.33% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu 4988 57.87% 57.87% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult 5 0.06% 57.92% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv 2 0.02% 57.95% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd 2 0.02% 57.97% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 57.97% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 57.97% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 57.97% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 57.97% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 57.97% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead 2560 29.70% 87.67% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite 1063 12.33% 100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::total 8620 # Type of FU issued
system.cpu.iq.ISSUE:fu_busy_cnt 162 # FU busy when requested
system.cpu.iq.ISSUE:fu_busy_rate 0.018794 # FU busy rate (busy events/executed inst)
-system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 10 6.17% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemRead 98 60.49% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::MemWrite 54 33.33% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu 10 6.17% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 6.17% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemRead 98 60.49% 66.67% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::MemWrite 54 33.33% 100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:issued_per_cycle::samples 15217 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0-1 11370 74.72% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1-2 1673 10.99% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2-3 787 5.17% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3-4 717 4.71% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4-5 332 2.18% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5-6 198 1.30% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6-7 91 0.60% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7-8 34 0.22% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 15 0.10% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 15217 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::mean 0.566472 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.217507 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0-1 11370 74.72% 74.72% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1-2 1673 10.99% 85.71% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2-3 787 5.17% 90.89% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3-4 717 4.71% 95.60% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4-5 332 2.18% 97.78% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5-6 198 1.30% 99.08% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6-7 91 0.60% 99.68% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7-8 34 0.22% 99.90% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8 15 0.10% 100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::total 15217 # Number of insts issued each cycle
system.cpu.iq.ISSUE:rate 0.310474 # Inst issue rate
system.cpu.iq.iqInstsAdded 9773 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued 8620 # Number of instructions issued