diff options
author | Korey Sewell <ksewell@umich.edu> | 2010-03-23 00:26:53 -0400 |
---|---|---|
committer | Korey Sewell <ksewell@umich.edu> | 2010-03-23 00:26:53 -0400 |
commit | 70308bc835035b940efb36d7f335643dfaa39851 (patch) | |
tree | cb342d56b09d44f84ed6bddbff92111cf6431c57 /tests/quick/00.hello/ref/mips | |
parent | 6364fbac39d064c9c8ebc305fe92a455b47ad0a6 (diff) | |
download | gem5-70308bc835035b940efb36d7f335643dfaa39851.tar.xz |
inorder: update hello world for alpha and mips
Diffstat (limited to 'tests/quick/00.hello/ref/mips')
3 files changed, 16 insertions, 9 deletions
diff --git a/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini b/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini index 35f5062a0..0aa4f38a5 100644 --- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini +++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini @@ -245,7 +245,7 @@ egid=100 env= errout=cerr euid=100 -executable=/proj/aatl_perfmod_arch/m5_system_files/regression/test-progs/hello/bin/mips/linux/hello +executable=/dist/m5/regression/test-progs/hello/bin/mips/linux/hello gid=100 input=cin max_stack_size=67108864 diff --git a/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout b/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout index f2df8b5ab..aa3193437 100755 --- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout +++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout @@ -5,10 +5,10 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Feb 24 2010 23:13:04 -M5 revision 1a33ca29ec29 6980 default share-aware-test-update.patch tip qtip -M5 started Feb 25 2010 03:11:23 -M5 executing on SC2B0619 +M5 compiled Mar 23 2010 00:25:27 +M5 revision ba1ff0a71710+ 7040+ default tip +M5 started Mar 23 2010 00:25:28 +M5 executing on zooks command line: build/MIPS_SE/m5.fast -d build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt b/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt index 93acca574..6c70d7ee8 100644 --- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt +++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt @@ -1,17 +1,24 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 38577 # Simulator instruction rate (inst/s) -host_mem_usage 191640 # Number of bytes of host memory used -host_seconds 0.15 # Real time elapsed on the host -host_tick_rate 192989817 # Simulator tick rate (ticks/s) +host_inst_rate 30626 # Simulator instruction rate (inst/s) +host_mem_usage 154136 # Number of bytes of host memory used +host_seconds 0.19 # Real time elapsed on the host +host_tick_rate 153245779 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 5827 # Number of instructions simulated sim_seconds 0.000029 # Number of seconds simulated sim_ticks 29206500 # Number of ticks simulated system.cpu.AGEN-Unit.instReqsProcessed 2090 # Number of Instructions Requests that completed in this resource. +system.cpu.Branch-Predictor.BTBHits 0 # Number of BTB hits +system.cpu.Branch-Predictor.BTBLookups 641 # Number of BTB lookups +system.cpu.Branch-Predictor.RASInCorrect 0 # Number of incorrect RAS predictions. +system.cpu.Branch-Predictor.condIncorrect 666 # Number of conditional branches incorrect +system.cpu.Branch-Predictor.condPredicted 677 # Number of conditional branches predicted system.cpu.Branch-Predictor.instReqsProcessed 5828 # Number of Instructions Requests that completed in this resource. +system.cpu.Branch-Predictor.lookups 916 # Number of BP lookups system.cpu.Branch-Predictor.predictedNotTaken 826 # Number of Branches Predicted As Not Taken (False). system.cpu.Branch-Predictor.predictedTaken 90 # Number of Branches Predicted As Taken (True). +system.cpu.Branch-Predictor.usedRAS 86 # Number of times the RAS was used to get a target. system.cpu.Decode-Unit.instReqsProcessed 5828 # Number of Instructions Requests that completed in this resource. system.cpu.Execution-Unit.cyclesExecuted 3725 # Number of Cycles Execution Unit was used. system.cpu.Execution-Unit.instReqsProcessed 3734 # Number of Instructions Requests that completed in this resource. |