summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@eecs.umich.edu>2006-08-16 18:48:15 -0400
committerSteve Reinhardt <stever@eecs.umich.edu>2006-08-16 18:48:15 -0400
commitf3976f9cd98ef21ae643fbbc0c6ba3ec35df43bb (patch)
treeaee8692520309a0b9b14f9093f6839c432d1960a /tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt
parentdf3af8018e5a252f7c4e8f52b872263c8ab375cc (diff)
downloadgem5-f3976f9cd98ef21ae643fbbc0c6ba3ec35df43bb.tar.xz
More regression updates.
Get rid of caches in simple-timing config for now. tests/SConscript: another line for diff to ignore tests/configs/simple-timing.py: turn off caches for now tests/quick/00.hello/ref/mips/linux/simple-atomic/m5stats.txt: tests/quick/00.hello/ref/mips/linux/simple-atomic/stdout: tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt: tests/quick/00.hello/ref/sparc/linux/simple-atomic/stdout: update for inst/tick rate (old one was debug?) tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini: tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.out: tests/quick/20.eio-short/ref/alpha/eio/simple-timing/m5stats.txt: tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stderr: tests/quick/20.eio-short/ref/alpha/eio/simple-timing/stdout: works now (no caches) --HG-- extra : convert_revision : 472030f63297346976db6274a78235c93d4eef8e
Diffstat (limited to 'tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt')
-rw-r--r--tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt8
1 files changed, 4 insertions, 4 deletions
diff --git a/tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt b/tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt
index 27de77ab6..98ff86bd8 100644
--- a/tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt
+++ b/tests/quick/00.hello/ref/sparc/linux/simple-atomic/m5stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 3565 # Simulator instruction rate (inst/s)
-host_mem_usage 147204 # Number of bytes of host memory used
-host_seconds 1.25 # Real time elapsed on the host
-host_tick_rate 3564 # Simulator tick rate (ticks/s)
+host_inst_rate 94707 # Simulator instruction rate (inst/s)
+host_mem_usage 147208 # Number of bytes of host memory used
+host_seconds 0.05 # Real time elapsed on the host
+host_tick_rate 93873 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 4450 # Number of instructions simulated
sim_seconds 0.000000 # Number of seconds simulated