summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2011-02-02 19:56:49 -0800
committerGabe Black <gblack@eecs.umich.edu>2011-02-02 19:56:49 -0800
commit54f88d84c2b76205532ef980f39be261517a8adf (patch)
treefcab9f82aebbe7026d10469fe78144a380c7d493 /tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
parenteabbdbee63798bda4f549c745e6f35989bef8b30 (diff)
downloadgem5-54f88d84c2b76205532ef980f39be261517a8adf.tar.xz
Stats: Update the x86 stats to reflect changing stupd to a store and update.
Diffstat (limited to 'tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt')
-rw-r--r--tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt12
1 files changed, 6 insertions, 6 deletions
diff --git a/tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt b/tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
index eecf4ab78..519e51040 100644
--- a/tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/quick/00.hello/ref/x86/linux/simple-timing/stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 397795 # Simulator instruction rate (inst/s)
-host_mem_usage 205892 # Number of bytes of host memory used
-host_seconds 0.02 # Real time elapsed on the host
-host_tick_rate 1184355702 # Simulator tick rate (ticks/s)
+host_inst_rate 101671 # Simulator instruction rate (inst/s)
+host_mem_usage 223168 # Number of bytes of host memory used
+host_seconds 0.10 # Real time elapsed on the host
+host_tick_rate 297579540 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 9561 # Number of instructions simulated
+sim_insts 9810 # Number of instructions simulated
sim_seconds 0.000029 # Number of seconds simulated
sim_ticks 28768000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 1056 # number of ReadReq accesses(hits+misses)
@@ -195,7 +195,7 @@ system.cpu.l2cache.warmup_cycle 0 # Cy
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.numCycles 57536 # number of cpu cycles simulated
-system.cpu.num_insts 9561 # Number of instructions executed
+system.cpu.num_insts 9810 # Number of instructions executed
system.cpu.num_refs 1990 # Number of memory references
system.cpu.workload.PROG:num_syscalls 11 # Number of system calls