diff options
| author | Korey Sewell <ksewell@umich.edu> | 2011-02-04 00:09:22 -0500 |
|---|---|---|
| committer | Korey Sewell <ksewell@umich.edu> | 2011-02-04 00:09:22 -0500 |
| commit | a48fe2729a0c7b5e269c82375b2b1810b8caac79 (patch) | |
| tree | 2e5e721909b611f49c446fd7972dc1705a1f0af9 /tests/quick/00.hello/ref | |
| parent | e396a34b0155d5054a099c67a91baa66c095d3d8 (diff) | |
| download | gem5-a48fe2729a0c7b5e269c82375b2b1810b8caac79.tar.xz | |
imported patch regression_updates
Diffstat (limited to 'tests/quick/00.hello/ref')
6 files changed, 353 insertions, 348 deletions
diff --git a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini index f516c45fc..0558e754e 100644 --- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini +++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/config.ini @@ -35,6 +35,7 @@ div8RepeatRate=1 do_checkpoint_insts=true do_statistics_insts=true dtb=system.cpu.dtb +fetchBuffSize=4 fetchMemPort=icache_port functionTrace=false functionTraceStart=0 @@ -61,7 +62,7 @@ phase=0 predType=tournament progress_interval=0 stageTracing=false -stageWidth=1 +stageWidth=4 system=system threadModel=SMT tracer=system.cpu.tracer @@ -191,7 +192,7 @@ egid=100 env= errout=cerr euid=100 -executable=/dist/m5/regression/test-progs/hello/bin/alpha/linux/hello +executable=tests/test-progs/hello/bin/alpha/linux/hello gid=100 input=cin max_stack_size=67108864 diff --git a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout index c90d08af7..98307cd85 100755 --- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout +++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/simout @@ -1,5 +1,3 @@ -Redirecting stdout to build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/inorder-timing/simout -Redirecting stderr to build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/inorder-timing/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -7,13 +5,13 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Aug 26 2010 11:51:59 -M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix -M5 started Aug 26 2010 11:52:02 -M5 executing on zizzer -command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/inorder-timing -re tests/run.py build/ALPHA_SE/tests/opt/quick/00.hello/alpha/linux/inorder-timing +M5 compiled Jan 24 2011 18:18:02 +M5 revision 09e8ac96522d+ 7823+ default regression_updates qtip tip +M5 started Jan 24 2011 18:18:03 +M5 executing on zooks +command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/inorder-timing -re tests/run.py build/ALPHA_SE/tests/fast/quick/00.hello/alpha/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello world! -Exiting @ tick 30538000 because target called exit() +Exiting @ tick 22288500 because target called exit() diff --git a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt index 9ad72b38e..be248d562 100644 --- a/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt +++ b/tests/quick/00.hello/ref/alpha/linux/inorder-timing/stats.txt @@ -1,37 +1,37 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 4413 # Simulator instruction rate (inst/s) -host_mem_usage 204480 # Number of bytes of host memory used -host_seconds 1.45 # Real time elapsed on the host -host_tick_rate 21040041 # Simulator tick rate (ticks/s) +host_inst_rate 36108 # Simulator instruction rate (inst/s) +host_mem_usage 155860 # Number of bytes of host memory used +host_seconds 0.18 # Real time elapsed on the host +host_tick_rate 125462283 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 6404 # Number of instructions simulated -sim_seconds 0.000031 # Number of seconds simulated -sim_ticks 30538000 # Number of ticks simulated -system.cpu.AGEN-Unit.agens 2050 # Number of Address Generations -system.cpu.Branch-Predictor.BTBHitPct 29.967427 # BTB Hit Percentage -system.cpu.Branch-Predictor.BTBHits 92 # Number of BTB hits -system.cpu.Branch-Predictor.BTBLookups 307 # Number of BTB lookups +sim_seconds 0.000022 # Number of seconds simulated +sim_ticks 22288500 # Number of ticks simulated +system.cpu.AGEN-Unit.agens 2187 # Number of Address Generations +system.cpu.Branch-Predictor.BTBHitPct 23.015873 # BTB Hit Percentage +system.cpu.Branch-Predictor.BTBHits 87 # Number of BTB hits +system.cpu.Branch-Predictor.BTBLookups 378 # Number of BTB lookups system.cpu.Branch-Predictor.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.Branch-Predictor.condIncorrect 529 # Number of conditional branches incorrect -system.cpu.Branch-Predictor.condPredicted 750 # Number of conditional branches predicted -system.cpu.Branch-Predictor.lookups 1051 # Number of BP lookups -system.cpu.Branch-Predictor.predictedNotTaken 817 # Number of Branches Predicted As Not Taken (False). -system.cpu.Branch-Predictor.predictedTaken 234 # Number of Branches Predicted As Taken (True). -system.cpu.Branch-Predictor.usedRAS 124 # Number of times the RAS was used to get a target. -system.cpu.Execution-Unit.executions 4354 # Number of Instructions Executed. -system.cpu.Execution-Unit.mispredictPct 50.333016 # Percentage of Incorrect Branches Predicts -system.cpu.Execution-Unit.mispredicted 529 # Number of Branches Incorrectly Predicted -system.cpu.Execution-Unit.predicted 522 # Number of Branches Incorrectly Predicted -system.cpu.Execution-Unit.predictedNotTakenIncorrect 523 # Number of Branches Incorrectly Predicted As Not Taken). -system.cpu.Execution-Unit.predictedTakenIncorrect 6 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.Branch-Predictor.condIncorrect 543 # Number of conditional branches incorrect +system.cpu.Branch-Predictor.condPredicted 995 # Number of conditional branches predicted +system.cpu.Branch-Predictor.lookups 1423 # Number of BP lookups +system.cpu.Branch-Predictor.predictedNotTaken 1183 # Number of Branches Predicted As Not Taken (False). +system.cpu.Branch-Predictor.predictedTaken 240 # Number of Branches Predicted As Taken (True). +system.cpu.Branch-Predictor.usedRAS 125 # Number of times the RAS was used to get a target. +system.cpu.Execution-Unit.executions 4617 # Number of Instructions Executed. +system.cpu.Execution-Unit.mispredictPct 51.615970 # Percentage of Incorrect Branches Predicts +system.cpu.Execution-Unit.mispredicted 543 # Number of Branches Incorrectly Predicted +system.cpu.Execution-Unit.predicted 509 # Number of Branches Incorrectly Predicted +system.cpu.Execution-Unit.predictedNotTakenIncorrect 538 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.Execution-Unit.predictedTakenIncorrect 5 # Number of Branches Incorrectly Predicted As Taken. system.cpu.Mult-Div-Unit.divides 0 # Number of Divide Operations Executed system.cpu.Mult-Div-Unit.multiplies 1 # Number of Multipy Operations Executed -system.cpu.RegFile-Manager.regFileAccesses 12573 # Number of Total Accesses (Read+Write) to the Register File -system.cpu.RegFile-Manager.regFileReads 7990 # Number of Reads from Register File +system.cpu.RegFile-Manager.regFileAccesses 10532 # Number of Total Accesses (Read+Write) to the Register File +system.cpu.RegFile-Manager.regFileReads 5949 # Number of Reads from Register File system.cpu.RegFile-Manager.regFileWrites 4583 # Number of Writes to Register File -system.cpu.RegFile-Manager.regForwards 311 # Number of Registers Read Through Forwarding Logic -system.cpu.activity 22.376672 # Percentage of cycles cpu is active +system.cpu.RegFile-Manager.regForwards 2845 # Number of Registers Read Through Forwarding Logic +system.cpu.activity 16.048275 # Percentage of cycles cpu is active system.cpu.comBranches 1051 # Number of Branches instructions committed system.cpu.comFloats 2 # Number of Floating Point instructions committed system.cpu.comInts 3265 # Number of Integer instructions committed @@ -42,62 +42,64 @@ system.cpu.comStores 865 # Nu system.cpu.committedInsts 6404 # Number of Instructions Simulated (Per-Thread) system.cpu.committedInsts_total 6404 # Number of Instructions Simulated (Total) system.cpu.contextSwitches 1 # Number of context switches -system.cpu.cpi 9.537320 # CPI: Cycles Per Instruction (Per-Thread) -system.cpu.cpi_total 9.537320 # CPI: Total CPI of All Threads +system.cpu.cpi 6.960962 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi_total 6.960962 # CPI: Total CPI of All Threads system.cpu.dcache.ReadReq_accesses 1185 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 56384.210526 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53384.210526 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 1090 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 5356500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate 0.080169 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 95 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 5071500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_avg_miss_latency 56781.250000 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53784.210526 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 1089 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 5451000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate 0.081013 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_misses 96 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_hits 1 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 5109500 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.080169 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 95 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 56068.493151 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53068.493151 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 792 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 4093000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.084393 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 73 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 3874000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_avg_miss_latency 56582.191781 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53561.643836 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 719 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 8261000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.168786 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 146 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_hits 73 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 3910000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 73 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 11.202381 # Average number of references to valid blocks. +system.cpu.dcache.avg_blocked_cycles::no_targets 54000 # average number of cycles each access was blocked +system.cpu.dcache.avg_refs 10.761905 # Average number of references to valid blocks. system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 3 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 162000 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 2050 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 56247.023810 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 53247.023810 # average overall mshr miss latency -system.cpu.dcache.demand_hits 1882 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 9449500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.081951 # miss rate for demand accesses -system.cpu.dcache.demand_misses 168 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 8945500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_avg_miss_latency 56661.157025 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 53687.500000 # average overall mshr miss latency +system.cpu.dcache.demand_hits 1808 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 13712000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.118049 # miss rate for demand accesses +system.cpu.dcache.demand_misses 242 # number of demand (read+write) misses +system.cpu.dcache.demand_mshr_hits 74 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_miss_latency 9019500 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.081951 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 168 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.025183 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 103.151125 # Average occupied blocks per context +system.cpu.dcache.occ_%::0 0.024901 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 101.993452 # Average occupied blocks per context system.cpu.dcache.overall_accesses 2050 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 56247.023810 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 53247.023810 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 56661.157025 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 53687.500000 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 1882 # number of overall hits -system.cpu.dcache.overall_miss_latency 9449500 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.081951 # miss rate for overall accesses -system.cpu.dcache.overall_misses 168 # number of overall misses -system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 8945500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_hits 1808 # number of overall hits +system.cpu.dcache.overall_miss_latency 13712000 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.118049 # miss rate for overall accesses +system.cpu.dcache.overall_misses 242 # number of overall misses +system.cpu.dcache.overall_mshr_hits 74 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_miss_latency 9019500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.081951 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 168 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -105,8 +107,8 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0 system.cpu.dcache.replacements 0 # number of replacements system.cpu.dcache.sampled_refs 168 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 103.151125 # Cycle average of tags in use -system.cpu.dcache.total_refs 1882 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 101.993452 # Cycle average of tags in use +system.cpu.dcache.total_refs 1808 # Total number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 0 # number of writebacks system.cpu.dtb.data_accesses 2060 # DTB accesses @@ -125,72 +127,72 @@ system.cpu.dtb.write_accesses 868 # DT system.cpu.dtb.write_acv 0 # DTB write access violations system.cpu.dtb.write_hits 865 # DTB write hits system.cpu.dtb.write_misses 3 # DTB write misses -system.cpu.icache.ReadReq_accesses 7169 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 55703.071672 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 52873.684211 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 6876 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 16321000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate 0.040870 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 293 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_hits 8 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_miss_latency 15069000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.039754 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 285 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_accesses 955 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency 55326.979472 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 53094.684385 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 614 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 18866500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_rate 0.357068 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_misses 341 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 40 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 15981500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate 0.315183 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_misses 301 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.icache.avg_refs 24.211268 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 2.046667 # Average number of references to valid blocks. system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 7169 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 55703.071672 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 52873.684211 # average overall mshr miss latency -system.cpu.icache.demand_hits 6876 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 16321000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate 0.040870 # miss rate for demand accesses -system.cpu.icache.demand_misses 293 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 8 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 15069000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate 0.039754 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 285 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_accesses 955 # number of demand (read+write) accesses +system.cpu.icache.demand_avg_miss_latency 55326.979472 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 53094.684385 # average overall mshr miss latency +system.cpu.icache.demand_hits 614 # number of demand (read+write) hits +system.cpu.icache.demand_miss_latency 18866500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_rate 0.357068 # miss rate for demand accesses +system.cpu.icache.demand_misses 341 # number of demand (read+write) misses +system.cpu.icache.demand_mshr_hits 40 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_miss_latency 15981500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_rate 0.315183 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_misses 301 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.occ_%::0 0.063218 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 129.469682 # Average occupied blocks per context -system.cpu.icache.overall_accesses 7169 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 55703.071672 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 52873.684211 # average overall mshr miss latency +system.cpu.icache.occ_%::0 0.066887 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::0 136.984147 # Average occupied blocks per context +system.cpu.icache.overall_accesses 955 # number of overall (read+write) accesses +system.cpu.icache.overall_avg_miss_latency 55326.979472 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 53094.684385 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 6876 # number of overall hits -system.cpu.icache.overall_miss_latency 16321000 # number of overall miss cycles -system.cpu.icache.overall_miss_rate 0.040870 # miss rate for overall accesses -system.cpu.icache.overall_misses 293 # number of overall misses -system.cpu.icache.overall_mshr_hits 8 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 15069000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate 0.039754 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 285 # number of overall MSHR misses +system.cpu.icache.overall_hits 614 # number of overall hits +system.cpu.icache.overall_miss_latency 18866500 # number of overall miss cycles +system.cpu.icache.overall_miss_rate 0.357068 # miss rate for overall accesses +system.cpu.icache.overall_misses 341 # number of overall misses +system.cpu.icache.overall_mshr_hits 40 # number of overall MSHR hits +system.cpu.icache.overall_mshr_miss_latency 15981500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_rate 0.315183 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_misses 301 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.icache.replacements 0 # number of replacements -system.cpu.icache.sampled_refs 284 # Sample count of references to valid blocks. +system.cpu.icache.sampled_refs 300 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 129.469682 # Cycle average of tags in use -system.cpu.icache.total_refs 6876 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 136.984147 # Cycle average of tags in use +system.cpu.icache.total_refs 614 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.idleCycles 47410 # Number of cycles cpu's stages were not processed -system.cpu.ipc 0.104851 # IPC: Instructions Per Cycle (Per-Thread) -system.cpu.ipc_total 0.104851 # IPC: Total IPC of All Threads +system.cpu.idleCycles 37424 # Number of cycles cpu's stages were not processed +system.cpu.ipc 0.143658 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.ipc_total 0.143658 # IPC: Total IPC of All Threads system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_hits 0 # DTB hits system.cpu.itb.data_misses 0 # DTB misses -system.cpu.itb.fetch_accesses 7186 # ITB accesses +system.cpu.itb.fetch_accesses 972 # ITB accesses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_hits 7169 # ITB hits +system.cpu.itb.fetch_hits 955 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.read_acv 0 # DTB read access violations @@ -201,91 +203,92 @@ system.cpu.itb.write_acv 0 # DT system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.l2cache.ReadExReq_accesses 73 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 52068.493151 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40013.698630 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 3801000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_avg_miss_latency 52321.917808 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40267.123288 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_miss_latency 3819500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_misses 73 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 2921000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 2939500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 73 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses 380 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 52087.071240 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 39947.229551 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_accesses 396 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 52229.113924 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40054.430380 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 1 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 19741000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.997368 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 379 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 15140000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.997368 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 379 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_miss_latency 20630500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.997475 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 395 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 15821500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.997475 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 395 # number of ReadReq MSHR misses system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 0.002646 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 0.002538 # Average number of references to valid blocks. system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 453 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 52084.070796 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 39957.964602 # average overall mshr miss latency +system.cpu.l2cache.demand_accesses 469 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 52243.589744 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 40087.606838 # average overall mshr miss latency system.cpu.l2cache.demand_hits 1 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 23542000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.997792 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 452 # number of demand (read+write) misses +system.cpu.l2cache.demand_miss_latency 24450000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.997868 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 468 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 18061000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.997792 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 452 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 18761000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.997868 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 468 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.005668 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 185.735123 # Average occupied blocks per context -system.cpu.l2cache.overall_accesses 453 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 52084.070796 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 39957.964602 # average overall mshr miss latency +system.cpu.l2cache.occ_%::0 0.005889 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 192.975400 # Average occupied blocks per context +system.cpu.l2cache.overall_accesses 469 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 52243.589744 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 40087.606838 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 1 # number of overall hits -system.cpu.l2cache.overall_miss_latency 23542000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.997792 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 452 # number of overall misses +system.cpu.l2cache.overall_miss_latency 24450000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.997868 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 468 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 18061000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.997792 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 452 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 18761000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.997868 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 468 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.sampled_refs 378 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 394 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 185.735123 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 192.975400 # Cycle average of tags in use system.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 0 # number of writebacks -system.cpu.numCycles 61077 # number of cpu cycles simulated -system.cpu.runCycles 13667 # Number of cycles cpu stages are processed. +system.cpu.numCycles 44578 # number of cpu cycles simulated +system.cpu.runCycles 7154 # Number of cycles cpu stages are processed. system.cpu.smtCommittedInsts 0 # Number of SMT Instructions Simulated (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode system.cpu.smt_cpi no_value # CPI: Total SMT-CPI system.cpu.smt_ipc no_value # IPC: Total SMT-IPC -system.cpu.stage-0.idleCycles 53891 # Number of cycles 0 instructions are processed. -system.cpu.stage-0.runCycles 7186 # Number of cycles 1+ instructions are processed. -system.cpu.stage-0.utilization 11.765476 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-1.idleCycles 54525 # Number of cycles 0 instructions are processed. -system.cpu.stage-1.runCycles 6552 # Number of cycles 1+ instructions are processed. -system.cpu.stage-1.utilization 10.727442 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-2.idleCycles 54607 # Number of cycles 0 instructions are processed. -system.cpu.stage-2.runCycles 6470 # Number of cycles 1+ instructions are processed. -system.cpu.stage-2.utilization 10.593186 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-3.idleCycles 59024 # Number of cycles 0 instructions are processed. -system.cpu.stage-3.runCycles 2053 # Number of cycles 1+ instructions are processed. -system.cpu.stage-3.utilization 3.361331 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-4.idleCycles 54673 # Number of cycles 0 instructions are processed. -system.cpu.stage-4.runCycles 6404 # Number of cycles 1+ instructions are processed. -system.cpu.stage-4.utilization 10.485125 # Percentage of cycles stage was utilized (processing insts). -system.cpu.threadCycles 61077 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.stage-0.idleCycles 39836 # Number of cycles 0 instructions are processed. +system.cpu.stage-0.runCycles 4742 # Number of cycles 1+ instructions are processed. +system.cpu.stage-0.utilization 10.637534 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-1.idleCycles 40747 # Number of cycles 0 instructions are processed. +system.cpu.stage-1.runCycles 3831 # Number of cycles 1+ instructions are processed. +system.cpu.stage-1.utilization 8.593925 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-2.idleCycles 40491 # Number of cycles 0 instructions are processed. +system.cpu.stage-2.runCycles 4087 # Number of cycles 1+ instructions are processed. +system.cpu.stage-2.utilization 9.168200 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-3.idleCycles 43168 # Number of cycles 0 instructions are processed. +system.cpu.stage-3.runCycles 1410 # Number of cycles 1+ instructions are processed. +system.cpu.stage-3.utilization 3.162995 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-4.idleCycles 40170 # Number of cycles 0 instructions are processed. +system.cpu.stage-4.runCycles 4408 # Number of cycles 1+ instructions are processed. +system.cpu.stage-4.utilization 9.888286 # Percentage of cycles stage was utilized (processing insts). +system.cpu.threadCycles 11304 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.timesIdled 425 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 17 # Number of system calls ---------- End Simulation Statistics ---------- diff --git a/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini b/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini index 8312243a4..d479ef8bf 100644 --- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini +++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/config.ini @@ -89,6 +89,7 @@ div8RepeatRate=1 do_checkpoint_insts=true do_statistics_insts=true dtb=system.cpu.dtb +fetchBuffSize=4 fetchMemPort=icache_port functionTrace=false functionTraceStart=0 @@ -115,7 +116,7 @@ phase=0 predType=tournament progress_interval=0 stageTracing=false -stageWidth=1 +stageWidth=4 system=system threadModel=SMT tracer=system.cpu.tracer @@ -245,7 +246,7 @@ egid=100 env= errout=cerr euid=100 -executable=/dist/m5/regression/test-progs/hello/bin/mips/linux/hello +executable=tests/test-progs/hello/bin/mips/linux/hello gid=100 input=cin max_stack_size=67108864 diff --git a/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout b/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout index 4692f4932..dc388ddae 100755 --- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout +++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/simout @@ -1,5 +1,3 @@ -Redirecting stdout to build/MIPS_SE/tests/opt/quick/00.hello/mips/linux/inorder-timing/simout -Redirecting stderr to build/MIPS_SE/tests/opt/quick/00.hello/mips/linux/inorder-timing/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -7,13 +5,13 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Aug 26 2010 12:56:28 -M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix -M5 started Aug 26 2010 12:56:32 -M5 executing on zizzer -command line: build/MIPS_SE/m5.opt -d build/MIPS_SE/tests/opt/quick/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS_SE/tests/opt/quick/00.hello/mips/linux/inorder-timing +M5 compiled Jan 24 2011 18:37:16 +M5 revision 09e8ac96522d+ 7823+ default regression_updates qtip tip +M5 started Jan 24 2011 18:37:18 +M5 executing on zooks +command line: build/MIPS_SE/m5.fast -d build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS_SE/tests/fast/quick/00.hello/mips/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 28659500 because target called exit() +Exiting @ tick 21534000 because target called exit() diff --git a/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt b/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt index 18095c949..170c01854 100644 --- a/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt +++ b/tests/quick/00.hello/ref/mips/linux/inorder-timing/stats.txt @@ -1,37 +1,37 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 16536 # Simulator instruction rate (inst/s) -host_mem_usage 205460 # Number of bytes of host memory used -host_seconds 0.35 # Real time elapsed on the host -host_tick_rate 81268272 # Simulator tick rate (ticks/s) +host_inst_rate 32637 # Simulator instruction rate (inst/s) +host_mem_usage 156860 # Number of bytes of host memory used +host_seconds 0.18 # Real time elapsed on the host +host_tick_rate 120410651 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 5827 # Number of instructions simulated -sim_seconds 0.000029 # Number of seconds simulated -sim_ticks 28659500 # Number of ticks simulated -system.cpu.AGEN-Unit.agens 2090 # Number of Address Generations -system.cpu.Branch-Predictor.BTBHitPct 15.000000 # BTB Hit Percentage -system.cpu.Branch-Predictor.BTBHits 24 # Number of BTB hits -system.cpu.Branch-Predictor.BTBLookups 160 # Number of BTB lookups -system.cpu.Branch-Predictor.RASInCorrect 35 # Number of incorrect RAS predictions. -system.cpu.Branch-Predictor.condIncorrect 556 # Number of conditional branches incorrect -system.cpu.Branch-Predictor.condPredicted 677 # Number of conditional branches predicted -system.cpu.Branch-Predictor.lookups 916 # Number of BP lookups -system.cpu.Branch-Predictor.predictedNotTaken 802 # Number of Branches Predicted As Not Taken (False). -system.cpu.Branch-Predictor.predictedTaken 114 # Number of Branches Predicted As Taken (True). +sim_seconds 0.000022 # Number of seconds simulated +sim_ticks 21534000 # Number of ticks simulated +system.cpu.AGEN-Unit.agens 2404 # Number of Address Generations +system.cpu.Branch-Predictor.BTBHitPct 14.054054 # BTB Hit Percentage +system.cpu.Branch-Predictor.BTBHits 26 # Number of BTB hits +system.cpu.Branch-Predictor.BTBLookups 185 # Number of BTB lookups +system.cpu.Branch-Predictor.RASInCorrect 30 # Number of incorrect RAS predictions. +system.cpu.Branch-Predictor.condIncorrect 845 # Number of conditional branches incorrect +system.cpu.Branch-Predictor.condPredicted 778 # Number of conditional branches predicted +system.cpu.Branch-Predictor.lookups 1066 # Number of BP lookups +system.cpu.Branch-Predictor.predictedNotTaken 949 # Number of Branches Predicted As Not Taken (False). +system.cpu.Branch-Predictor.predictedTaken 117 # Number of Branches Predicted As Taken (True). system.cpu.Branch-Predictor.usedRAS 86 # Number of times the RAS was used to get a target. -system.cpu.Execution-Unit.executions 3734 # Number of Instructions Executed. -system.cpu.Execution-Unit.mispredictPct 60.698690 # Percentage of Incorrect Branches Predicts -system.cpu.Execution-Unit.mispredicted 556 # Number of Branches Incorrectly Predicted -system.cpu.Execution-Unit.predicted 360 # Number of Branches Incorrectly Predicted -system.cpu.Execution-Unit.predictedNotTakenIncorrect 519 # Number of Branches Incorrectly Predicted As Not Taken). -system.cpu.Execution-Unit.predictedTakenIncorrect 37 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.Execution-Unit.executions 3963 # Number of Instructions Executed. +system.cpu.Execution-Unit.mispredictPct 92.148310 # Percentage of Incorrect Branches Predicts +system.cpu.Execution-Unit.mispredicted 845 # Number of Branches Incorrectly Predicted +system.cpu.Execution-Unit.predicted 72 # Number of Branches Incorrectly Predicted +system.cpu.Execution-Unit.predictedNotTakenIncorrect 813 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.Execution-Unit.predictedTakenIncorrect 32 # Number of Branches Incorrectly Predicted As Taken. system.cpu.Mult-Div-Unit.divides 1 # Number of Divide Operations Executed system.cpu.Mult-Div-Unit.multiplies 3 # Number of Multipy Operations Executed -system.cpu.RegFile-Manager.regFileAccesses 10688 # Number of Total Accesses (Read+Write) to the Register File -system.cpu.RegFile-Manager.regFileReads 7278 # Number of Reads from Register File +system.cpu.RegFile-Manager.regFileAccesses 10006 # Number of Total Accesses (Read+Write) to the Register File +system.cpu.RegFile-Manager.regFileReads 6596 # Number of Reads from Register File system.cpu.RegFile-Manager.regFileWrites 3410 # Number of Writes to Register File -system.cpu.RegFile-Manager.regForwards 25 # Number of Registers Read Through Forwarding Logic -system.cpu.activity 20.706560 # Percentage of cycles cpu is active +system.cpu.RegFile-Manager.regForwards 1378 # Number of Registers Read Through Forwarding Logic +system.cpu.activity 13.935777 # Percentage of cycles cpu is active system.cpu.comBranches 916 # Number of Branches instructions committed system.cpu.comFloats 0 # Number of Floating Point instructions committed system.cpu.comInts 2155 # Number of Integer instructions committed @@ -42,62 +42,64 @@ system.cpu.comStores 925 # Nu system.cpu.committedInsts 5827 # Number of Instructions Simulated (Per-Thread) system.cpu.committedInsts_total 5827 # Number of Instructions Simulated (Total) system.cpu.contextSwitches 1 # Number of context switches -system.cpu.cpi 9.836966 # CPI: Cycles Per Instruction (Per-Thread) -system.cpu.cpi_total 9.836966 # CPI: Total CPI of All Threads +system.cpu.cpi 7.391282 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi_total 7.391282 # CPI: Total CPI of All Threads system.cpu.dcache.ReadReq_accesses 1164 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency 56229.885057 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53229.885057 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 1077 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 4892000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate 0.074742 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses 87 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_miss_latency 4631000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_avg_miss_latency 56681.818182 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53683.908046 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 1076 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 4988000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate 0.075601 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_misses 88 # number of ReadReq misses +system.cpu.dcache.ReadReq_mshr_hits 1 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 4670500 # number of ReadReq MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate 0.074742 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 87 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_accesses 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency 56254.901961 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53254.901961 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 874 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 2869000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate 0.055135 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses 51 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_miss_latency 2716000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_avg_miss_latency 55935.483871 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53637.254902 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 832 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 5202000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate 0.100541 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_misses 93 # number of WriteReq misses +system.cpu.dcache.WriteReq_mshr_hits 42 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 2735500 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_rate 0.055135 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 51 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 14.137681 # Average number of references to valid blocks. +system.cpu.dcache.avg_blocked_cycles::no_targets 53100 # average number of cycles each access was blocked +system.cpu.dcache.avg_refs 13.826087 # Average number of references to valid blocks. system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 5 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 265500 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.demand_accesses 2089 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency 56239.130435 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 53239.130435 # average overall mshr miss latency -system.cpu.dcache.demand_hits 1951 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 7761000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate 0.066060 # miss rate for demand accesses -system.cpu.dcache.demand_misses 138 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 7347000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_avg_miss_latency 56298.342541 # average overall miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 53666.666667 # average overall mshr miss latency +system.cpu.dcache.demand_hits 1908 # number of demand (read+write) hits +system.cpu.dcache.demand_miss_latency 10190000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_rate 0.086644 # miss rate for demand accesses +system.cpu.dcache.demand_misses 181 # number of demand (read+write) misses +system.cpu.dcache.demand_mshr_hits 43 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_miss_latency 7406000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate 0.066060 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 138 # number of demand (read+write) MSHR misses system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.occ_%::0 0.021533 # Average percentage of cache occupancy -system.cpu.dcache.occ_blocks::0 88.199028 # Average occupied blocks per context +system.cpu.dcache.occ_%::0 0.021745 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::0 89.066455 # Average occupied blocks per context system.cpu.dcache.overall_accesses 2089 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency 56239.130435 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 53239.130435 # average overall mshr miss latency +system.cpu.dcache.overall_avg_miss_latency 56298.342541 # average overall miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 53666.666667 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 1951 # number of overall hits -system.cpu.dcache.overall_miss_latency 7761000 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate 0.066060 # miss rate for overall accesses -system.cpu.dcache.overall_misses 138 # number of overall misses -system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 7347000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_hits 1908 # number of overall hits +system.cpu.dcache.overall_miss_latency 10190000 # number of overall miss cycles +system.cpu.dcache.overall_miss_rate 0.086644 # miss rate for overall accesses +system.cpu.dcache.overall_misses 181 # number of overall misses +system.cpu.dcache.overall_mshr_hits 43 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_miss_latency 7406000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate 0.066060 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles @@ -105,8 +107,8 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0 system.cpu.dcache.replacements 0 # number of replacements system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 88.199028 # Cycle average of tags in use -system.cpu.dcache.total_refs 1951 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 89.066455 # Cycle average of tags in use +system.cpu.dcache.total_refs 1908 # Total number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 0 # number of writebacks system.cpu.dtb.accesses 0 # DTB accesses @@ -118,64 +120,65 @@ system.cpu.dtb.read_misses 0 # DT system.cpu.dtb.write_accesses 0 # DTB write accesses system.cpu.dtb.write_hits 0 # DTB write hits system.cpu.dtb.write_misses 0 # DTB write misses -system.cpu.icache.ReadReq_accesses 5869 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency 55795.379538 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency 52795.379538 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 5566 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 16906000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate 0.051627 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 303 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency 15997000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.051627 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 303 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_accesses 853 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency 55526.246719 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 53153.605016 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 472 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 21155500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_rate 0.446659 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_misses 381 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 62 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 16956000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate 0.373974 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_misses 319 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.icache.avg_refs 18.369637 # Average number of references to valid blocks. +system.cpu.icache.avg_blocked_cycles::no_targets 31000 # average number of cycles each access was blocked +system.cpu.icache.avg_refs 1.479624 # Average number of references to valid blocks. system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 62000 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 5869 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency 55795.379538 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 52795.379538 # average overall mshr miss latency -system.cpu.icache.demand_hits 5566 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 16906000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate 0.051627 # miss rate for demand accesses -system.cpu.icache.demand_misses 303 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 15997000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate 0.051627 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 303 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_accesses 853 # number of demand (read+write) accesses +system.cpu.icache.demand_avg_miss_latency 55526.246719 # average overall miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 53153.605016 # average overall mshr miss latency +system.cpu.icache.demand_hits 472 # number of demand (read+write) hits +system.cpu.icache.demand_miss_latency 21155500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_rate 0.446659 # miss rate for demand accesses +system.cpu.icache.demand_misses 381 # number of demand (read+write) misses +system.cpu.icache.demand_mshr_hits 62 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_miss_latency 16956000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_rate 0.373974 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_misses 319 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.occ_%::0 0.065748 # Average percentage of cache occupancy -system.cpu.icache.occ_blocks::0 134.651831 # Average occupied blocks per context -system.cpu.icache.overall_accesses 5869 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency 55795.379538 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 52795.379538 # average overall mshr miss latency +system.cpu.icache.occ_%::0 0.070944 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::0 145.293265 # Average occupied blocks per context +system.cpu.icache.overall_accesses 853 # number of overall (read+write) accesses +system.cpu.icache.overall_avg_miss_latency 55526.246719 # average overall miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 53153.605016 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 5566 # number of overall hits -system.cpu.icache.overall_miss_latency 16906000 # number of overall miss cycles -system.cpu.icache.overall_miss_rate 0.051627 # miss rate for overall accesses -system.cpu.icache.overall_misses 303 # number of overall misses -system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 15997000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate 0.051627 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 303 # number of overall MSHR misses +system.cpu.icache.overall_hits 472 # number of overall hits +system.cpu.icache.overall_miss_latency 21155500 # number of overall miss cycles +system.cpu.icache.overall_miss_rate 0.446659 # miss rate for overall accesses +system.cpu.icache.overall_misses 381 # number of overall misses +system.cpu.icache.overall_mshr_hits 62 # number of overall MSHR hits +system.cpu.icache.overall_mshr_miss_latency 16956000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_rate 0.373974 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_misses 319 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.icache.replacements 13 # number of replacements -system.cpu.icache.sampled_refs 303 # Sample count of references to valid blocks. +system.cpu.icache.sampled_refs 319 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 134.651831 # Cycle average of tags in use -system.cpu.icache.total_refs 5566 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 145.293265 # Cycle average of tags in use +system.cpu.icache.total_refs 472 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.idleCycles 45451 # Number of cycles cpu's stages were not processed -system.cpu.ipc 0.101657 # IPC: Instructions Per Cycle (Per-Thread) -system.cpu.ipc_total 0.101657 # IPC: Total IPC of All Threads +system.cpu.idleCycles 37067 # Number of cycles cpu's stages were not processed +system.cpu.ipc 0.135295 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.ipc_total 0.135295 # IPC: Total IPC of All Threads system.cpu.itb.accesses 0 # DTB accesses system.cpu.itb.hits 0 # DTB hits system.cpu.itb.misses 0 # DTB misses @@ -186,91 +189,92 @@ system.cpu.itb.write_accesses 0 # DT system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.l2cache.ReadExReq_accesses 51 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency 52254.901961 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40098.039216 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 2665000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_avg_miss_latency 52470.588235 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 40235.294118 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_miss_latency 2676000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_misses 51 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 2045000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 2052000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 51 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses 390 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency 52086.340206 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40048.969072 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_accesses 406 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency 52355.198020 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 40152.227723 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 20209500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate 0.994872 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 388 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 15539000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.994872 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 388 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_miss_latency 21151500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate 0.995074 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 404 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 16221500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.995074 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 404 # number of ReadReq MSHR misses system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 0.005155 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 0.004950 # Average number of references to valid blocks. system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 441 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency 52105.922551 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 40054.669704 # average overall mshr miss latency +system.cpu.l2cache.demand_accesses 457 # number of demand (read+write) accesses +system.cpu.l2cache.demand_avg_miss_latency 52368.131868 # average overall miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 40161.538462 # average overall mshr miss latency system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 22874500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate 0.995465 # miss rate for demand accesses -system.cpu.l2cache.demand_misses 439 # number of demand (read+write) misses +system.cpu.l2cache.demand_miss_latency 23827500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_rate 0.995624 # miss rate for demand accesses +system.cpu.l2cache.demand_misses 455 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 17584000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate 0.995465 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 439 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_miss_latency 18273500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_rate 0.995624 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_misses 455 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.occ_%::0 0.005821 # Average percentage of cache occupancy -system.cpu.l2cache.occ_blocks::0 190.726729 # Average occupied blocks per context -system.cpu.l2cache.overall_accesses 441 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency 52105.922551 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 40054.669704 # average overall mshr miss latency +system.cpu.l2cache.occ_%::0 0.006169 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::0 202.148379 # Average occupied blocks per context +system.cpu.l2cache.overall_accesses 457 # number of overall (read+write) accesses +system.cpu.l2cache.overall_avg_miss_latency 52368.131868 # average overall miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 40161.538462 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.overall_hits 2 # number of overall hits -system.cpu.l2cache.overall_miss_latency 22874500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate 0.995465 # miss rate for overall accesses -system.cpu.l2cache.overall_misses 439 # number of overall misses +system.cpu.l2cache.overall_miss_latency 23827500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_rate 0.995624 # miss rate for overall accesses +system.cpu.l2cache.overall_misses 455 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 17584000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate 0.995465 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 439 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_miss_latency 18273500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_rate 0.995624 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_misses 455 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.sampled_refs 388 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 404 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 190.726729 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 202.148379 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 0 # number of writebacks -system.cpu.numCycles 57320 # number of cpu cycles simulated -system.cpu.runCycles 11869 # Number of cycles cpu stages are processed. +system.cpu.numCycles 43069 # number of cpu cycles simulated +system.cpu.runCycles 6002 # Number of cycles cpu stages are processed. system.cpu.smtCommittedInsts 0 # Number of SMT Instructions Simulated (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode system.cpu.smt_cpi no_value # CPI: Total SMT-CPI system.cpu.smt_ipc no_value # IPC: Total SMT-IPC -system.cpu.stage-0.idleCycles 51451 # Number of cycles 0 instructions are processed. -system.cpu.stage-0.runCycles 5869 # Number of cycles 1+ instructions are processed. -system.cpu.stage-0.utilization 10.239009 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-1.idleCycles 51492 # Number of cycles 0 instructions are processed. -system.cpu.stage-1.runCycles 5828 # Number of cycles 1+ instructions are processed. -system.cpu.stage-1.utilization 10.167481 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-2.idleCycles 51488 # Number of cycles 0 instructions are processed. -system.cpu.stage-2.runCycles 5832 # Number of cycles 1+ instructions are processed. -system.cpu.stage-2.utilization 10.174459 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-3.idleCycles 55230 # Number of cycles 0 instructions are processed. -system.cpu.stage-3.runCycles 2090 # Number of cycles 1+ instructions are processed. -system.cpu.stage-3.utilization 3.646197 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage-4.idleCycles 51493 # Number of cycles 0 instructions are processed. -system.cpu.stage-4.runCycles 5827 # Number of cycles 1+ instructions are processed. -system.cpu.stage-4.utilization 10.165736 # Percentage of cycles stage was utilized (processing insts). -system.cpu.threadCycles 57320 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.stage-0.idleCycles 39196 # Number of cycles 0 instructions are processed. +system.cpu.stage-0.runCycles 3873 # Number of cycles 1+ instructions are processed. +system.cpu.stage-0.utilization 8.992547 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-1.idleCycles 40152 # Number of cycles 0 instructions are processed. +system.cpu.stage-1.runCycles 2917 # Number of cycles 1+ instructions are processed. +system.cpu.stage-1.utilization 6.772853 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-2.idleCycles 40243 # Number of cycles 0 instructions are processed. +system.cpu.stage-2.runCycles 2826 # Number of cycles 1+ instructions are processed. +system.cpu.stage-2.utilization 6.561564 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-3.idleCycles 41749 # Number of cycles 0 instructions are processed. +system.cpu.stage-3.runCycles 1320 # Number of cycles 1+ instructions are processed. +system.cpu.stage-3.utilization 3.064849 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage-4.idleCycles 39866 # Number of cycles 0 instructions are processed. +system.cpu.stage-4.runCycles 3203 # Number of cycles 1+ instructions are processed. +system.cpu.stage-4.utilization 7.436904 # Percentage of cycles stage was utilized (processing insts). +system.cpu.threadCycles 10184 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.timesIdled 427 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload.PROG:num_syscalls 8 # Number of system calls ---------- End Simulation Statistics ---------- |