summaryrefslogtreecommitdiff
path: root/tests/quick/02.insttest/ref/sparc
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2008-02-26 02:20:40 -0500
committerGabe Black <gblack@eecs.umich.edu>2008-02-26 02:20:40 -0500
commit8833b4cd44457d50b45a4dfe642cdb5e51c0889d (patch)
tree64417a9e2d759dc367848de4b7ee117b3903dc54 /tests/quick/02.insttest/ref/sparc
parentec1a4cbbc73ecc1d7456d11c571c425e226a7d3b (diff)
downloadgem5-8833b4cd44457d50b45a4dfe642cdb5e51c0889d.tar.xz
Bus: Update the stats for the recent bus fix.
--HG-- extra : convert_revision : dc29f7b5e6fa30a50305193cb0e5aed942f7e407
Diffstat (limited to 'tests/quick/02.insttest/ref/sparc')
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini2
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt416
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout10
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini2
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt96
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/simple-timing/stderr2
-rw-r--r--tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout10
7 files changed, 271 insertions, 267 deletions
diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
index cecc44478..c6ceaa121 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/config.ini
@@ -354,6 +354,7 @@ type=Bus
block_size=64
bus_id=0
clock=1000
+header_cycles=1
responder_set=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -383,6 +384,7 @@ type=Bus
block_size=64
bus_id=0
clock=1000
+header_cycles=1
responder_set=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt
index d627d0089..effb5fdd8 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt
+++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/m5stats.txt
@@ -1,40 +1,40 @@
---------- Begin Simulation Statistics ----------
global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-global.BPredUnit.BTBHits 2711 # Number of BTB hits
-global.BPredUnit.BTBLookups 6964 # Number of BTB lookups
+global.BPredUnit.BTBHits 2713 # Number of BTB hits
+global.BPredUnit.BTBLookups 6851 # Number of BTB lookups
global.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
-global.BPredUnit.condIncorrect 2012 # Number of conditional branches incorrect
-global.BPredUnit.condPredicted 7659 # Number of conditional branches predicted
-global.BPredUnit.lookups 7659 # Number of BP lookups
+global.BPredUnit.condIncorrect 2011 # Number of conditional branches incorrect
+global.BPredUnit.condPredicted 7546 # Number of conditional branches predicted
+global.BPredUnit.lookups 7546 # Number of BP lookups
global.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
-host_inst_rate 42769 # Simulator instruction rate (inst/s)
-host_mem_usage 153188 # Number of bytes of host memory used
-host_seconds 0.24 # Real time elapsed on the host
-host_tick_rate 61517406 # Simulator tick rate (ticks/s)
+host_inst_rate 35519 # Simulator instruction rate (inst/s)
+host_mem_usage 195624 # Number of bytes of host memory used
+host_seconds 0.29 # Real time elapsed on the host
+host_tick_rate 52488986 # Simulator tick rate (ticks/s)
memdepunit.memDep.conflictingLoads 15 # Number of conflicting loads.
memdepunit.memDep.conflictingStores 0 # Number of conflicting stores.
-memdepunit.memDep.insertedLoads 3077 # Number of loads inserted to the mem dependence unit.
-memdepunit.memDep.insertedStores 2956 # Number of stores inserted to the mem dependence unit.
+memdepunit.memDep.insertedLoads 3058 # Number of loads inserted to the mem dependence unit.
+memdepunit.memDep.insertedStores 2926 # Number of stores inserted to the mem dependence unit.
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 10411 # Number of instructions simulated
sim_seconds 0.000015 # Number of seconds simulated
-sim_ticks 14990500 # Number of ticks simulated
+sim_ticks 15392500 # Number of ticks simulated
system.cpu.commit.COM:branches 2152 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 87 # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_lim_events 88 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 26989
+system.cpu.commit.COM:committed_per_cycle.samples 27698
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 21416 7935.08%
- 1 3114 1153.80%
- 2 1160 429.80%
- 3 589 218.24%
- 4 306 113.38%
- 5 84 31.12%
- 6 196 72.62%
- 7 37 13.71%
- 8 87 32.24%
+ 0 22133 7990.83%
+ 1 3105 1121.02%
+ 2 1159 418.44%
+ 3 591 213.37%
+ 4 306 110.48%
+ 5 82 29.61%
+ 6 196 70.76%
+ 7 38 13.72%
+ 8 88 31.77%
system.cpu.commit.COM:committed_per_cycle.max_value 8
system.cpu.commit.COM:committed_per_cycle.end_dist
@@ -43,71 +43,71 @@ system.cpu.commit.COM:loads 1462 # Nu
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
system.cpu.commit.COM:refs 2760 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.branchMispredicts 2012 # The number of times a branch was mispredicted
+system.cpu.commit.branchMispredicts 2011 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 10976 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 329 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.commitSquashedInsts 13198 # The number of squashed insts skipped by commit
+system.cpu.commit.commitSquashedInsts 13116 # The number of squashed insts skipped by commit
system.cpu.committedInsts 10411 # Number of Instructions Simulated
system.cpu.committedInsts_total 10411 # Number of Instructions Simulated
-system.cpu.cpi 2.879839 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 2.879839 # CPI: Total CPI of All Threads
-system.cpu.dcache.ReadReq_accesses 2274 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 9734.848485 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 5560.606061 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_hits 2208 # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 642500 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_rate 0.029024 # miss rate for ReadReq accesses
+system.cpu.cpi 2.957065 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 2.957065 # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses 2271 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 13053.030303 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7068.181818 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits 2205 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency 861500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate 0.029062 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 66 # number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_hits 25 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_miss_latency 367000 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate 0.029024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_hits 26 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency 466500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate 0.029062 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 66 # number of ReadReq MSHR misses
system.cpu.dcache.SwapReq_accesses 6 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits 6 # number of SwapReq hits
-system.cpu.dcache.WriteReq_accesses 1171 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency 16414.285714 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency 5623.809524 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_hits 1066 # number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency 1723500 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_rate 0.089667 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_accesses 1167 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 21642.857143 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 6966.666667 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits 1062 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency 2272500 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate 0.089974 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 105 # number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_hits 121 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_miss_latency 590500 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate 0.089667 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_hits 125 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency 731500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate 0.089974 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 105 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu.dcache.avg_refs 21.703947 # Average number of references to valid blocks.
+system.cpu.dcache.avg_refs 21.657895 # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.demand_accesses 3445 # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 13836.257310 # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 5599.415205 # average overall mshr miss latency
-system.cpu.dcache.demand_hits 3274 # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 2366000 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_rate 0.049637 # miss rate for demand accesses
+system.cpu.dcache.demand_accesses 3438 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 18327.485380 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 7005.847953 # average overall mshr miss latency
+system.cpu.dcache.demand_hits 3267 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency 3134000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate 0.049738 # miss rate for demand accesses
system.cpu.dcache.demand_misses 171 # number of demand (read+write) misses
-system.cpu.dcache.demand_mshr_hits 146 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 957500 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate 0.049637 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_hits 151 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency 1198000 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate 0.049738 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 171 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.overall_accesses 3445 # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 13836.257310 # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 5599.415205 # average overall mshr miss latency
+system.cpu.dcache.overall_accesses 3438 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 18327.485380 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 7005.847953 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
-system.cpu.dcache.overall_hits 3274 # number of overall hits
-system.cpu.dcache.overall_miss_latency 2366000 # number of overall miss cycles
-system.cpu.dcache.overall_miss_rate 0.049637 # miss rate for overall accesses
+system.cpu.dcache.overall_hits 3267 # number of overall hits
+system.cpu.dcache.overall_miss_latency 3134000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate 0.049738 # miss rate for overall accesses
system.cpu.dcache.overall_misses 171 # number of overall misses
-system.cpu.dcache.overall_mshr_hits 146 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 957500 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_rate 0.049637 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_hits 151 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency 1198000 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate 0.049738 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 171 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
@@ -123,85 +123,85 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0
system.cpu.dcache.replacements 0 # number of replacements
system.cpu.dcache.sampled_refs 152 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 111.288485 # Cycle average of tags in use
-system.cpu.dcache.total_refs 3299 # Total number of references to valid blocks.
+system.cpu.dcache.tagsinuse 110.780967 # Cycle average of tags in use
+system.cpu.dcache.total_refs 3292 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 0 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 3945 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:DecodedInsts 38084 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 12820 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 10159 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 2909 # Number of cycles decode is squashing
+system.cpu.decode.DECODE:BlockedCycles 4065 # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts 37568 # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles 13467 # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles 10101 # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles 2901 # Number of cycles decode is squashing
system.cpu.decode.DECODE:UnblockCycles 65 # Number of cycles decode is unblocking
-system.cpu.fetch.Branches 7659 # Number of branches that fetch encountered
-system.cpu.fetch.CacheLines 4927 # Number of cache lines fetched
-system.cpu.fetch.Cycles 16219 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.IcacheSquashes 589 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.Insts 42202 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 2099 # Number of cycles fetch has spent squashing
-system.cpu.fetch.branchRate 0.255453 # Number of branch fetches per cycle
-system.cpu.fetch.icacheStallCycles 4927 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.predictedBranches 2711 # Number of branches that fetch has predicted taken
-system.cpu.fetch.rate 1.407578 # Number of inst fetches per cycle
+system.cpu.fetch.Branches 7546 # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines 4905 # Number of cache lines fetched
+system.cpu.fetch.Cycles 16129 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes 609 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts 41611 # Number of instructions fetch has processed
+system.cpu.fetch.SquashCycles 2098 # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate 0.245111 # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles 4905 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches 2713 # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate 1.351621 # Number of inst fetches per cycle
system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist.samples 29898
+system.cpu.fetch.rateDist.samples 30599
system.cpu.fetch.rateDist.min_value 0
- 0 18628 6230.52%
- 1 4885 1633.89%
- 2 619 207.04%
- 3 712 238.14%
- 4 788 263.56%
- 5 640 214.06%
- 6 611 204.36%
- 7 195 65.22%
- 8 2820 943.21%
+ 0 19398 6339.42%
+ 1 4890 1598.09%
+ 2 619 202.29%
+ 3 711 232.36%
+ 4 788 257.52%
+ 5 642 209.81%
+ 6 612 200.01%
+ 7 196 64.05%
+ 8 2743 896.43%
system.cpu.fetch.rateDist.max_value 8
system.cpu.fetch.rateDist.end_dist
-system.cpu.icache.ReadReq_accesses 4907 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 7495.945946 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 5325.675676 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits 4537 # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 2773500 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_rate 0.075402 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_accesses 4860 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 9979.729730 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 6462.162162 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits 4490 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency 3692500 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate 0.076132 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 370 # number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_hits 20 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_miss_latency 1970500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate 0.075402 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_hits 45 # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency 2391000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate 0.076132 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 370 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu.icache.avg_refs 12.262162 # Average number of references to valid blocks.
+system.cpu.icache.avg_refs 12.135135 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.demand_accesses 4907 # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 7495.945946 # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 5325.675676 # average overall mshr miss latency
-system.cpu.icache.demand_hits 4537 # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 2773500 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_rate 0.075402 # miss rate for demand accesses
+system.cpu.icache.demand_accesses 4860 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 9979.729730 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 6462.162162 # average overall mshr miss latency
+system.cpu.icache.demand_hits 4490 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency 3692500 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate 0.076132 # miss rate for demand accesses
system.cpu.icache.demand_misses 370 # number of demand (read+write) misses
-system.cpu.icache.demand_mshr_hits 20 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 1970500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate 0.075402 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_hits 45 # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency 2391000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate 0.076132 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 370 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.overall_accesses 4907 # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 7495.945946 # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 5325.675676 # average overall mshr miss latency
+system.cpu.icache.overall_accesses 4860 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 9979.729730 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 6462.162162 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
-system.cpu.icache.overall_hits 4537 # number of overall hits
-system.cpu.icache.overall_miss_latency 2773500 # number of overall miss cycles
-system.cpu.icache.overall_miss_rate 0.075402 # miss rate for overall accesses
+system.cpu.icache.overall_hits 4490 # number of overall hits
+system.cpu.icache.overall_miss_latency 3692500 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate 0.076132 # miss rate for overall accesses
system.cpu.icache.overall_misses 370 # number of overall misses
-system.cpu.icache.overall_mshr_hits 20 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 1970500 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_rate 0.075402 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_hits 45 # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency 2391000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate 0.076132 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 370 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
@@ -217,59 +217,59 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0
system.cpu.icache.replacements 1 # number of replacements
system.cpu.icache.sampled_refs 370 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 233.477311 # Cycle average of tags in use
-system.cpu.icache.total_refs 4537 # Total number of references to valid blocks.
+system.cpu.icache.tagsinuse 230.770092 # Cycle average of tags in use
+system.cpu.icache.total_refs 4490 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
-system.cpu.idleCycles 84 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 3086 # Number of branches executed
+system.cpu.idleCycles 187 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches 3077 # Number of branches executed
system.cpu.iew.EXEC:nop 1794 # number of nop insts executed
-system.cpu.iew.EXEC:rate 0.575379 # Inst execution rate
-system.cpu.iew.EXEC:refs 4543 # number of memory reference insts executed
-system.cpu.iew.EXEC:stores 2116 # Number of stores executed
+system.cpu.iew.EXEC:rate 0.558825 # Inst execution rate
+system.cpu.iew.EXEC:refs 4529 # number of memory reference insts executed
+system.cpu.iew.EXEC:stores 2104 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 9189 # num instructions consuming a value
-system.cpu.iew.WB:count 16618 # cumulative count of insts written-back
-system.cpu.iew.WB:fanout 0.827620 # average fanout of values written-back
+system.cpu.iew.WB:consumers 9158 # num instructions consuming a value
+system.cpu.iew.WB:count 16580 # cumulative count of insts written-back
+system.cpu.iew.WB:fanout 0.828347 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 7605 # num instructions producing a value
-system.cpu.iew.WB:rate 0.554266 # insts written-back per cycle
-system.cpu.iew.WB:sent 16830 # cumulative count of insts sent to commit
-system.cpu.iew.branchMispredicts 2216 # Number of branch mispredicts detected at execute
+system.cpu.iew.WB:producers 7586 # num instructions producing a value
+system.cpu.iew.WB:rate 0.538556 # insts written-back per cycle
+system.cpu.iew.WB:sent 16781 # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts 2212 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 0 # Number of cycles IEW is blocking
-system.cpu.iew.iewDispLoadInsts 3077 # Number of dispatched load instructions
+system.cpu.iew.iewDispLoadInsts 3058 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 612 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewDispSquashedInsts 2973 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispStoreInsts 2956 # Number of dispatched store instructions
-system.cpu.iew.iewDispatchedInsts 24330 # Number of instructions dispatched to IQ
-system.cpu.iew.iewExecLoadInsts 2427 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 2838 # Number of squashed instructions skipped in execute
-system.cpu.iew.iewExecutedInsts 17251 # Number of executed instructions
+system.cpu.iew.iewDispSquashedInsts 2936 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts 2926 # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts 24197 # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts 2425 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 2802 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts 17204 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.iewSquashCycles 2909 # Number of cycles IEW is squashing
+system.cpu.iew.iewSquashCycles 2901 # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles 0 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.lsq.thread.0.forwLoads 46 # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread.0.ignoredResponses 7 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread.0.forwLoads 47 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread.0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 57 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread.0.squashedLoads 1615 # Number of loads squashed
-system.cpu.iew.lsq.thread.0.squashedStores 1658 # Number of stores squashed
+system.cpu.iew.lsq.thread.0.squashedLoads 1596 # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores 1628 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 57 # Number of memory order violations
-system.cpu.iew.predictedNotTakenIncorrect 695 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.predictedTakenIncorrect 1521 # Number of branches that were predicted taken incorrectly
-system.cpu.ipc 0.347242 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 0.347242 # IPC: Total IPC of All Threads
-system.cpu.iq.ISSUE:FU_type_0 20089 # Type of FU issued
+system.cpu.iew.predictedNotTakenIncorrect 689 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect 1523 # Number of branches that were predicted taken incorrectly
+system.cpu.ipc 0.338173 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 0.338173 # IPC: Total IPC of All Threads
+system.cpu.iq.ISSUE:FU_type_0 20006 # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.start_dist
No_OpClass 0 0.00% # Type of FU issued
- IntAlu 14535 72.35% # Type of FU issued
+ IntAlu 14491 72.43% # Type of FU issued
IntMult 0 0.00% # Type of FU issued
IntDiv 0 0.00% # Type of FU issued
FloatAdd 0 0.00% # Type of FU issued
@@ -278,16 +278,16 @@ system.cpu.iq.ISSUE:FU_type_0.start_dist
FloatMult 0 0.00% # Type of FU issued
FloatDiv 0 0.00% # Type of FU issued
FloatSqrt 0 0.00% # Type of FU issued
- MemRead 2907 14.47% # Type of FU issued
- MemWrite 2647 13.18% # Type of FU issued
+ MemRead 2890 14.45% # Type of FU issued
+ MemWrite 2625 13.12% # Type of FU issued
IprAccess 0 0.00% # Type of FU issued
InstPrefetch 0 0.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0.end_dist
-system.cpu.iq.ISSUE:fu_busy_cnt 188 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.009358 # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:fu_busy_cnt 187 # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate 0.009347 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full.start_dist
No_OpClass 0 0.00% # attempts to use FU when none available
- IntAlu 50 26.60% # attempts to use FU when none available
+ IntAlu 51 27.27% # attempts to use FU when none available
IntMult 0 0.00% # attempts to use FU when none available
IntDiv 0 0.00% # attempts to use FU when none available
FloatAdd 0 0.00% # attempts to use FU when none available
@@ -296,60 +296,60 @@ system.cpu.iq.ISSUE:fu_full.start_dist
FloatMult 0 0.00% # attempts to use FU when none available
FloatDiv 0 0.00% # attempts to use FU when none available
FloatSqrt 0 0.00% # attempts to use FU when none available
- MemRead 23 12.23% # attempts to use FU when none available
- MemWrite 115 61.17% # attempts to use FU when none available
+ MemRead 24 12.83% # attempts to use FU when none available
+ MemWrite 112 59.89% # attempts to use FU when none available
IprAccess 0 0.00% # attempts to use FU when none available
InstPrefetch 0 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full.end_dist
system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle.samples 29898
+system.cpu.iq.ISSUE:issued_per_cycle.samples 30599
system.cpu.iq.ISSUE:issued_per_cycle.min_value 0
- 0 21040 7037.26%
- 1 3621 1211.12%
- 2 2127 711.42%
- 3 1561 522.11%
- 4 748 250.18%
- 5 407 136.13%
- 6 293 98.00%
- 7 62 20.74%
- 8 39 13.04%
+ 0 21747 7107.10%
+ 1 3624 1184.35%
+ 2 2137 698.39%
+ 3 1557 508.84%
+ 4 751 245.43%
+ 5 397 129.74%
+ 6 290 94.77%
+ 7 60 19.61%
+ 8 36 11.77%
system.cpu.iq.ISSUE:issued_per_cycle.max_value 8
system.cpu.iq.ISSUE:issued_per_cycle.end_dist
-system.cpu.iq.ISSUE:rate 0.670035 # Inst issue rate
-system.cpu.iq.iqInstsAdded 21924 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqInstsIssued 20089 # Number of instructions issued
+system.cpu.iq.ISSUE:rate 0.649841 # Inst issue rate
+system.cpu.iq.iqInstsAdded 21791 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued 20006 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 612 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqSquashedInstsExamined 10307 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedInstsIssued 110 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 10183 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued 106 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 283 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.iqSquashedOperandsExamined 8241 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedOperandsExamined 8044 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.l2cache.ReadExReq_accesses 86 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_avg_miss_latency 4424.418605 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 2424.418605 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_miss_latency 380500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_avg_miss_latency 5755.813953 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 2755.813953 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_miss_latency 495000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 86 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency 208500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency 237000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 86 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 436 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_avg_miss_latency 4287.037037 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2287.037037 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency 5417.824074 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2417.824074 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 4 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_miss_latency 1852000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency 2340500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.990826 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 432 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency 988000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency 1044500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.990826 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 432 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 19 # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_avg_miss_latency 4421.052632 # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 2421.052632 # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_miss_latency 84000 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_avg_miss_latency 5631.578947 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 2631.578947 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_miss_latency 107000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses 19 # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency 46000 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency 50000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses 19 # number of UpgradeReq MSHR misses
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
@@ -361,29 +361,29 @@ system.cpu.l2cache.blocked_cycles_no_mshrs 0 #
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 522 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_avg_miss_latency 4309.845560 # average overall miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency 2309.845560 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_miss_latency 5473.938224 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 2473.938224 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 4 # number of demand (read+write) hits
-system.cpu.l2cache.demand_miss_latency 2232500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency 2835500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.992337 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 518 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_miss_latency 1196500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency 1281500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate 0.992337 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses 518 # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 522 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_avg_miss_latency 4309.845560 # average overall miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency 2309.845560 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_miss_latency 5473.938224 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 2473.938224 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 4 # number of overall hits
-system.cpu.l2cache.overall_miss_latency 2232500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency 2835500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.992337 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 518 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_miss_latency 1196500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency 1281500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate 0.992337 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses 518 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
@@ -400,25 +400,25 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.sampled_refs 413 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.l2cache.tagsinuse 259.708792 # Cycle average of tags in use
+system.cpu.l2cache.tagsinuse 257.005987 # Cycle average of tags in use
system.cpu.l2cache.total_refs 4 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
-system.cpu.numCycles 29982 # number of cpu cycles simulated
+system.cpu.numCycles 30786 # number of cpu cycles simulated
system.cpu.rename.RENAME:CommittedMaps 9868 # Number of HB maps that are committed
-system.cpu.rename.RENAME:IdleCycles 14192 # Number of cycles rename is idle
-system.cpu.rename.RENAME:RenameLookups 51924 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 30001 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 24487 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 8874 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 2909 # Number of cycles rename is squashing
+system.cpu.rename.RENAME:IdleCycles 14813 # Number of cycles rename is idle
+system.cpu.rename.RENAME:RenameLookups 51330 # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts 29671 # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands 24234 # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles 8843 # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles 2901 # Number of cycles rename is squashing
system.cpu.rename.RENAME:UnblockCycles 230 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 14619 # Number of HB maps that are undone due to squashing
-system.cpu.rename.RENAME:serializeStallCycles 3693 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RENAME:serializingInsts 648 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 4472 # count of insts added to the skid buffer
-system.cpu.rename.RENAME:tempSerializingInsts 685 # count of temporary serializing insts renamed
-system.cpu.timesIdled 20 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.rename.RENAME:UndoneMaps 14366 # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:serializeStallCycles 3812 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:serializingInsts 646 # count of serializing insts renamed
+system.cpu.rename.RENAME:skidInsts 4446 # count of insts added to the skid buffer
+system.cpu.rename.RENAME:tempSerializingInsts 683 # count of temporary serializing insts renamed
+system.cpu.timesIdled 58 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 8 # Number of system calls
---------- End Simulation Statistics ----------
diff --git a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout
index 38908c941..b6c7cd528 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout
+++ b/tests/quick/02.insttest/ref/sparc/linux/o3-timing/stdout
@@ -11,14 +11,14 @@ STTW: Passed
Done
M5 Simulator System
-Copyright (c) 2001-2006
+Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Jan 16 2008 04:32:20
-M5 started Wed Jan 16 04:31:23 2008
-M5 executing on m45-027.pool
+M5 compiled Feb 24 2008 13:27:50
+M5 started Mon Feb 25 12:17:27 2008
+M5 executing on tater
command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/o3-timing tests/run.py quick/02.insttest/sparc/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
-Exiting @ tick 14990500 because target called exit()
+Exiting @ tick 15392500 because target called exit()
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
index d4b497ad3..f4a82a8e3 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/config.ini
@@ -152,6 +152,7 @@ type=Bus
block_size=64
bus_id=0
clock=1000
+header_cycles=1
responder_set=false
width=64
port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
@@ -181,6 +182,7 @@ type=Bus
block_size=64
bus_id=0
clock=1000
+header_cycles=1
responder_set=false
width=64
port=system.physmem.port[0] system.cpu.l2cache.mem_side
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt
index afe24cee8..882e0c177 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/m5stats.txt
@@ -1,33 +1,33 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 2763 # Simulator instruction rate (inst/s)
-host_mem_usage 180992 # Number of bytes of host memory used
-host_seconds 3.97 # Real time elapsed on the host
-host_tick_rate 6131000 # Simulator tick rate (ticks/s)
+host_inst_rate 23807 # Simulator instruction rate (inst/s)
+host_mem_usage 194964 # Number of bytes of host memory used
+host_seconds 0.46 # Real time elapsed on the host
+host_tick_rate 54716973 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 10976 # Number of instructions simulated
-sim_seconds 0.000024 # Number of seconds simulated
-sim_ticks 24355000 # Number of ticks simulated
+sim_seconds 0.000025 # Number of seconds simulated
+sim_ticks 25237000 # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses 1462 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 25000 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23000 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency 27000 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24000 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits 1408 # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 1350000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency 1458000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.036936 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 54 # number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_miss_latency 1242000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency 1296000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.036936 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 54 # number of ReadReq MSHR misses
system.cpu.dcache.SwapReq_accesses 6 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits 6 # number of SwapReq hits
system.cpu.dcache.WriteReq_accesses 1292 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency 25000 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23000 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency 27000 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 24000 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits 1187 # number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency 2625000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency 2835000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate 0.081269 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses 105 # number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_miss_latency 2415000 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency 2520000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate 0.081269 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses 105 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
@@ -39,29 +39,29 @@ system.cpu.dcache.blocked_cycles_no_mshrs 0 # n
system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.demand_accesses 2754 # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 25000 # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 23000 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_miss_latency 27000 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 24000 # average overall mshr miss latency
system.cpu.dcache.demand_hits 2595 # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 3975000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency 4293000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.057734 # miss rate for demand accesses
system.cpu.dcache.demand_misses 159 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 3657000 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency 3816000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.057734 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 159 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses 2754 # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 25000 # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 23000 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_miss_latency 27000 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 24000 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits 2595 # number of overall hits
-system.cpu.dcache.overall_miss_latency 3975000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency 4293000 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.057734 # miss rate for overall accesses
system.cpu.dcache.overall_misses 159 # number of overall misses
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 3657000 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency 3816000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.057734 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 159 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
@@ -78,18 +78,18 @@ system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0
system.cpu.dcache.replacements 0 # number of replacements
system.cpu.dcache.sampled_refs 142 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 100.373888 # Cycle average of tags in use
+system.cpu.dcache.tagsinuse 99.913779 # Cycle average of tags in use
system.cpu.dcache.total_refs 2618 # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_accesses 11012 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 24915.194346 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 22915.194346 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_miss_latency 26908.127208 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 23908.127208 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits 10729 # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 7051000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency 7615000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.025699 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 283 # number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_miss_latency 6485000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency 6766000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.025699 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 283 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
@@ -101,29 +101,29 @@ system.cpu.icache.blocked_cycles_no_mshrs 0 # n
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.demand_accesses 11012 # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 24915.194346 # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 22915.194346 # average overall mshr miss latency
+system.cpu.icache.demand_avg_miss_latency 26908.127208 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 23908.127208 # average overall mshr miss latency
system.cpu.icache.demand_hits 10729 # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 7051000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency 7615000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.025699 # miss rate for demand accesses
system.cpu.icache.demand_misses 283 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 6485000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency 6766000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.025699 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 283 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.overall_accesses 11012 # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 24915.194346 # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 22915.194346 # average overall mshr miss latency
+system.cpu.icache.overall_avg_miss_latency 26908.127208 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 23908.127208 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.icache.overall_hits 10729 # number of overall hits
-system.cpu.icache.overall_miss_latency 7051000 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency 7615000 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.025699 # miss rate for overall accesses
system.cpu.icache.overall_misses 283 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 6485000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency 6766000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.025699 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 283 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
@@ -140,34 +140,34 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0
system.cpu.icache.replacements 0 # number of replacements
system.cpu.icache.sampled_refs 283 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 155.977710 # Cycle average of tags in use
+system.cpu.icache.tagsinuse 154.924957 # Cycle average of tags in use
system.cpu.icache.total_refs 10729 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.l2cache.ReadExReq_accesses 88 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_avg_miss_latency 22000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency 23000 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 11000 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_miss_latency 1936000 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency 2024000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses 88 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency 968000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 88 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 337 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_avg_miss_latency 22000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency 23000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 11000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_miss_latency 7370000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency 7705000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.994065 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 335 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 3685000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.994065 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses 335 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses 17 # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_avg_miss_latency 22000 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency 23000 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 11000 # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_miss_latency 374000 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency 391000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses 17 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 187000 # number of UpgradeReq MSHR miss cycles
@@ -182,10 +182,10 @@ system.cpu.l2cache.blocked_cycles_no_mshrs 0 #
system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 425 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_avg_miss_latency 22000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency 23000 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 11000 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits
-system.cpu.l2cache.demand_miss_latency 9306000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency 9729000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.995294 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 423 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
@@ -196,11 +196,11 @@ system.cpu.l2cache.fast_writes 0 # nu
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses 425 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_avg_miss_latency 22000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency 23000 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 11000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 2 # number of overall hits
-system.cpu.l2cache.overall_miss_latency 9306000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency 9729000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.995294 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 423 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
@@ -221,12 +221,12 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.sampled_refs 318 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.l2cache.tagsinuse 178.108320 # Cycle average of tags in use
+system.cpu.l2cache.tagsinuse 176.975795 # Cycle average of tags in use
system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.numCycles 48710 # number of cpu cycles simulated
+system.cpu.numCycles 50474 # number of cpu cycles simulated
system.cpu.num_insts 10976 # Number of instructions executed
system.cpu.num_refs 2770 # Number of memory references
system.cpu.workload.PROG:num_syscalls 8 # Number of system calls
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stderr b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stderr
index c21a56266..eb1796ead 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stderr
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stderr
@@ -1,2 +1,2 @@
-0: system.remote_gdb.listener: listening for remote gdb on port 7011
+0: system.remote_gdb.listener: listening for remote gdb on port 7000
warn: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout
index cefcb2771..a0c51dd80 100644
--- a/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-timing/stdout
@@ -11,14 +11,14 @@ STTW: Passed
Done
M5 Simulator System
-Copyright (c) 2001-2006
+Copyright (c) 2001-2008
The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Nov 28 2007 18:29:37
-M5 started Wed Nov 28 18:29:38 2007
-M5 executing on nacho
+M5 compiled Feb 24 2008 13:27:50
+M5 started Mon Feb 25 12:26:21 2008
+M5 executing on tater
command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/simple-timing tests/run.py quick/02.insttest/sparc/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
-Exiting @ tick 24355000 because target called exit()
+Exiting @ tick 25237000 because target called exit()