summaryrefslogtreecommitdiff
path: root/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2011-02-07 19:23:13 -0800
committerGabe Black <gblack@eecs.umich.edu>2011-02-07 19:23:13 -0800
commit0851580aada37c8e1b1d2b695100fbcfaf4e0946 (patch)
tree96eea53d6309ddb9f4bfac61767e53bfcdb44037 /tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
parent1b64bfa933745294667158d0ce22180780b2a22e (diff)
downloadgem5-0851580aada37c8e1b1d2b695100fbcfaf4e0946.tar.xz
Stats: Re update stats.
Diffstat (limited to 'tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt')
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt44
1 files changed, 38 insertions, 6 deletions
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
index 8f44fff37..55bb5b9bd 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 4418519 # Simulator instruction rate (inst/s)
-host_mem_usage 326752 # Number of bytes of host memory used
-host_seconds 14.29 # Real time elapsed on the host
-host_tick_rate 130854140423 # Simulator tick rate (ticks/s)
+host_inst_rate 1669061 # Simulator instruction rate (inst/s)
+host_mem_usage 312244 # Number of bytes of host memory used
+host_seconds 37.84 # Real time elapsed on the host
+host_tick_rate 49429698361 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 63154034 # Number of instructions simulated
sim_seconds 1.870336 # Number of seconds simulated
@@ -305,8 +305,24 @@ system.cpu0.kern.syscall::147 2 0.88% 100.00% # nu
system.cpu0.kern.syscall::total 226 # number of syscalls executed
system.cpu0.not_idle_fraction 0.015300 # Percentage of non-idle cycles
system.cpu0.numCycles 3740670933 # number of cpu cycles simulated
+system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu0.num_busy_cycles 57233843.686322 # Number of busy cycles
+system.cpu0.num_conditional_control_insts 6808233 # number of instructions that are conditional controls
+system.cpu0.num_fp_alu_accesses 299810 # Number of float alu accesses
+system.cpu0.num_fp_insts 299810 # number of float instructions
+system.cpu0.num_fp_register_reads 147724 # number of times the floating registers were read
+system.cpu0.num_fp_register_writes 150835 # number of times the floating registers were written
+system.cpu0.num_func_calls 1399585 # number of times a function call or return occured
+system.cpu0.num_idle_cycles 3683437089.313678 # Number of idle cycles
system.cpu0.num_insts 57222076 # Number of instructions executed
-system.cpu0.num_refs 15135515 # Number of memory references
+system.cpu0.num_int_alu_accesses 53249924 # Number of integer alu accesses
+system.cpu0.num_int_insts 53249924 # number of integer instructions
+system.cpu0.num_int_register_reads 73318596 # number of times the integer registers were read
+system.cpu0.num_int_register_writes 39827534 # number of times the integer registers were written
+system.cpu0.num_load_insts 9184477 # Number of load instructions
+system.cpu0.num_mem_refs 15135515 # number of memory refs
+system.cpu0.num_store_insts 5951038 # Number of store instructions
system.cpu1.dcache.LoadLockedReq_accesses::0 16418 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total 16418 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_hits::0 15129 # number of LoadLockedReq hits
@@ -587,8 +603,24 @@ system.cpu1.kern.syscall::132 2 2.00% 100.00% # nu
system.cpu1.kern.syscall::total 100 # number of syscalls executed
system.cpu1.not_idle_fraction 0.001587 # Percentage of non-idle cycles
system.cpu1.numCycles 3740248881 # number of cpu cycles simulated
+system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu1.num_busy_cycles 5936690.922345 # Number of busy cycles
+system.cpu1.num_conditional_control_insts 577190 # number of instructions that are conditional controls
+system.cpu1.num_fp_alu_accesses 28590 # Number of float alu accesses
+system.cpu1.num_fp_insts 28590 # number of float instructions
+system.cpu1.num_fp_register_reads 17889 # number of times the floating registers were read
+system.cpu1.num_fp_register_writes 17683 # number of times the floating registers were written
+system.cpu1.num_func_calls 182742 # number of times a function call or return occured
+system.cpu1.num_idle_cycles 3734312190.077655 # Number of idle cycles
system.cpu1.num_insts 5931958 # Number of instructions executed
-system.cpu1.num_refs 1926244 # Number of memory references
+system.cpu1.num_int_alu_accesses 5550578 # Number of integer alu accesses
+system.cpu1.num_int_insts 5550578 # number of integer instructions
+system.cpu1.num_int_register_reads 7657288 # number of times the integer registers were read
+system.cpu1.num_int_register_writes 4163275 # number of times the integer registers were written
+system.cpu1.num_load_insts 1170888 # Number of load instructions
+system.cpu1.num_mem_refs 1926244 # number of memory refs
+system.cpu1.num_store_insts 755356 # Number of store instructions
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).