summaryrefslogtreecommitdiff
path: root/tests/quick/10.linux-boot/ref/alpha/linux
diff options
context:
space:
mode:
authorGabe Black <gblack@eecs.umich.edu>2007-08-26 20:27:53 -0700
committerGabe Black <gblack@eecs.umich.edu>2007-08-26 20:27:53 -0700
commita51e2fd8bd581d45f8a87874c9a6680f99d11e24 (patch)
tree8de4626b115b234de0962cc04d32e15b6eb0fa3a /tests/quick/10.linux-boot/ref/alpha/linux
parente7e2d5ce9072808d94d5fe399e6c4262d92b7923 (diff)
downloadgem5-a51e2fd8bd581d45f8a87874c9a6680f99d11e24.tar.xz
Stats: Update the stats.
--HG-- extra : convert_revision : 888b6e3bcd432a9318d4b8741a8b274c6f37f1a8
Diffstat (limited to 'tests/quick/10.linux-boot/ref/alpha/linux')
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt14
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout6
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt12
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout6
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt14
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout6
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt12
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout6
8 files changed, 38 insertions, 38 deletions
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
index d9ba4afe5..eabfb44c3 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 2271343 # Simulator instruction rate (inst/s)
-host_mem_usage 326380 # Number of bytes of host memory used
-host_seconds 27.79 # Real time elapsed on the host
-host_tick_rate 67296173797 # Simulator tick rate (ticks/s)
+host_inst_rate 2322076 # Simulator instruction rate (inst/s)
+host_mem_usage 309268 # Number of bytes of host memory used
+host_seconds 27.18 # Real time elapsed on the host
+host_tick_rate 68811889767 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 63125943 # Number of instructions simulated
+sim_insts 63114079 # Number of instructions simulated
sim_seconds 1.870335 # Number of seconds simulated
sim_ticks 1870335101500 # Number of ticks simulated
system.cpu0.dcache.LoadLockedReq_accesses 188283 # number of LoadLockedReq accesses(hits+misses)
@@ -240,7 +240,7 @@ system.cpu0.kern.syscall_144 2 0.88% 99.12% # nu
system.cpu0.kern.syscall_147 2 0.88% 100.00% # number of syscalls executed
system.cpu0.not_idle_fraction 0.015290 # Percentage of non-idle cycles
system.cpu0.numCycles 57193784 # number of cpu cycles simulated
-system.cpu0.num_insts 57190172 # Number of instructions executed
+system.cpu0.num_insts 57182116 # Number of instructions executed
system.cpu0.num_refs 15322419 # Number of memory references
system.cpu1.dcache.LoadLockedReq_accesses 16418 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_hits 15129 # number of LoadLockedReq hits
@@ -457,7 +457,7 @@ system.cpu1.kern.syscall_90 1 1.00% 98.00% # nu
system.cpu1.kern.syscall_132 2 2.00% 100.00% # number of syscalls executed
system.cpu1.not_idle_fraction 0.001587 # Percentage of non-idle cycles
system.cpu1.numCycles 5937367 # number of cpu cycles simulated
-system.cpu1.num_insts 5935771 # Number of instructions executed
+system.cpu1.num_insts 5931963 # Number of instructions executed
system.cpu1.num_refs 1926645 # Number of memory references
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
index b97e23c2a..007c73bfe 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 10 2007 16:03:34
-M5 started Fri Aug 10 16:04:07 2007
-M5 executing on zeep
+M5 compiled Aug 14 2007 18:18:39
+M5 started Tue Aug 14 18:19:09 2007
+M5 executing on nacho
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 1870335101500 because m5_exit instruction encountered
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
index a4dd50e83..73b22dfec 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 2322212 # Simulator instruction rate (inst/s)
-host_mem_usage 325356 # Number of bytes of host memory used
-host_seconds 25.84 # Real time elapsed on the host
-host_tick_rate 70754225205 # Simulator tick rate (ticks/s)
+host_inst_rate 2191272 # Simulator instruction rate (inst/s)
+host_mem_usage 308228 # Number of bytes of host memory used
+host_seconds 27.38 # Real time elapsed on the host
+host_tick_rate 66777888282 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 60007317 # Number of instructions simulated
+sim_insts 59995479 # Number of instructions simulated
sim_seconds 1.828355 # Number of seconds simulated
sim_ticks 1828355476000 # Number of ticks simulated
system.cpu.dcache.LoadLockedReq_accesses 200279 # number of LoadLockedReq accesses(hits+misses)
@@ -235,7 +235,7 @@ system.cpu.kern.syscall_144 2 0.61% 99.39% # nu
system.cpu.kern.syscall_147 2 0.61% 100.00% # number of syscalls executed
system.cpu.not_idle_fraction 0.016412 # Percentage of non-idle cycles
system.cpu.numCycles 60012507 # number of cpu cycles simulated
-system.cpu.num_insts 60007317 # Number of instructions executed
+system.cpu.num_insts 59995479 # Number of instructions executed
system.cpu.num_refs 16302129 # Number of memory references
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
index 00122ad9f..45d7ecef6 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 10 2007 16:03:34
-M5 started Fri Aug 10 16:03:39 2007
-M5 executing on zeep
+M5 compiled Aug 14 2007 18:18:39
+M5 started Tue Aug 14 18:18:41 2007
+M5 executing on nacho
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-atomic
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 1828355476000 because m5_exit instruction encountered
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
index 69eddfa1f..8b29b06d6 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1168071 # Simulator instruction rate (inst/s)
-host_mem_usage 295844 # Number of bytes of host memory used
-host_seconds 55.50 # Real time elapsed on the host
-host_tick_rate 35475030756 # Simulator tick rate (ticks/s)
+host_inst_rate 979093 # Simulator instruction rate (inst/s)
+host_mem_usage 278732 # Number of bytes of host memory used
+host_seconds 66.19 # Real time elapsed on the host
+host_tick_rate 29741162851 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 64822650 # Number of instructions simulated
+sim_insts 64810685 # Number of instructions simulated
sim_seconds 1.968714 # Number of seconds simulated
sim_ticks 1968713509000 # Number of ticks simulated
system.cpu0.dcache.LoadLockedReq_accesses 151114 # number of LoadLockedReq accesses(hits+misses)
@@ -274,7 +274,7 @@ system.cpu0.kern.syscall_144 1 0.47% 99.06% # nu
system.cpu0.kern.syscall_147 2 0.94% 100.00% # number of syscalls executed
system.cpu0.not_idle_fraction 0.057929 # Percentage of non-idle cycles
system.cpu0.numCycles 1967810461000 # number of cpu cycles simulated
-system.cpu0.num_insts 50999228 # Number of instructions executed
+system.cpu0.num_insts 50990937 # Number of instructions executed
system.cpu0.num_refs 13220047 # Number of memory references
system.cpu1.dcache.LoadLockedReq_accesses 60083 # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_avg_miss_latency 15361.860059 # average LoadLockedReq miss latency
@@ -529,7 +529,7 @@ system.cpu1.kern.syscall_132 2 1.75% 99.12% # nu
system.cpu1.kern.syscall_144 1 0.88% 100.00% # number of syscalls executed
system.cpu1.not_idle_fraction 0.013720 # Percentage of non-idle cycles
system.cpu1.numCycles 1968713509000 # number of cpu cycles simulated
-system.cpu1.num_insts 13823422 # Number of instructions executed
+system.cpu1.num_insts 13819748 # Number of instructions executed
system.cpu1.num_refs 4429865 # Number of memory references
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
index 92c2ca4fd..6f89d18ec 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 12 2007 00:31:07
-M5 started Sun Aug 12 00:33:04 2007
-M5 executing on zeep
+M5 compiled Aug 14 2007 18:18:39
+M5 started Tue Aug 14 18:20:39 2007
+M5 executing on nacho
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-timing-dual tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-timing-dual
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 1968713509000 because m5_exit instruction encountered
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
index 677926722..8aeb586fd 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
@@ -1,11 +1,11 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1148695 # Simulator instruction rate (inst/s)
-host_mem_usage 285372 # Number of bytes of host memory used
-host_seconds 52.29 # Real time elapsed on the host
-host_tick_rate 36880663274 # Simulator tick rate (ticks/s)
+host_inst_rate 986602 # Simulator instruction rate (inst/s)
+host_mem_usage 268252 # Number of bytes of host memory used
+host_seconds 60.87 # Real time elapsed on the host
+host_tick_rate 31682591808 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 60069471 # Number of instructions simulated
+sim_insts 60057633 # Number of instructions simulated
sim_seconds 1.928634 # Number of seconds simulated
sim_ticks 1928634086000 # Number of ticks simulated
system.cpu.dcache.LoadLockedReq_accesses 200253 # number of LoadLockedReq accesses(hits+misses)
@@ -269,7 +269,7 @@ system.cpu.kern.syscall_144 2 0.61% 99.39% # nu
system.cpu.kern.syscall_147 2 0.61% 100.00% # number of syscalls executed
system.cpu.not_idle_fraction 0.069379 # Percentage of non-idle cycles
system.cpu.numCycles 1928634086000 # number of cpu cycles simulated
-system.cpu.num_insts 60069471 # Number of instructions executed
+system.cpu.num_insts 60057633 # Number of instructions executed
system.cpu.num_refs 16313038 # Number of memory references
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
index 2743905fa..73f1f9652 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 12 2007 00:31:07
-M5 started Sun Aug 12 00:32:11 2007
-M5 executing on zeep
+M5 compiled Aug 14 2007 18:18:39
+M5 started Tue Aug 14 18:19:37 2007
+M5 executing on nacho
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-timing tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-timing
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 1928634086000 because m5_exit instruction encountered