diff options
| author | Steve Reinhardt <steve.reinhardt@amd.com> | 2010-08-17 05:06:22 -0700 |
|---|---|---|
| committer | Steve Reinhardt <steve.reinhardt@amd.com> | 2010-08-17 05:06:22 -0700 |
| commit | 0f8b5afd7ad82fda05c3ad42cda4f9046992428d (patch) | |
| tree | 794e8480ec916aa1b7da4c756f71ae1f6b1ffec7 /tests/quick/20.eio-short | |
| parent | 0685ae7a2dbceaa2b9b264a57c9d5f82868e777e (diff) | |
| download | gem5-0f8b5afd7ad82fda05c3ad42cda4f9046992428d.tar.xz | |
tests: update reference config.ini files for previous cset
Rename 'responder_set' to 'use_default_range'.
Diffstat (limited to 'tests/quick/20.eio-short')
| -rw-r--r-- | tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/config.ini | 2 | ||||
| -rw-r--r-- | tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini | 4 |
2 files changed, 3 insertions, 3 deletions
diff --git a/tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/config.ini b/tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/config.ini index ea5856bb6..e9881bcfa 100644 --- a/tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/config.ini +++ b/tests/quick/20.eio-short/ref/alpha/eio/simple-atomic/config.ini @@ -65,7 +65,7 @@ block_size=64 bus_id=0 clock=1000 header_cycles=1 -responder_set=false +use_default_range=false width=64 port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port diff --git a/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini b/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini index f1b56a9bd..f8aa4e39a 100644 --- a/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini +++ b/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini @@ -142,7 +142,7 @@ block_size=64 bus_id=0 clock=1000 header_cycles=1 -responder_set=false +use_default_range=false width=64 port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side @@ -165,7 +165,7 @@ block_size=64 bus_id=0 clock=1000 header_cycles=1 -responder_set=false +use_default_range=false width=64 port=system.physmem.port[0] system.cpu.l2cache.mem_side |