summaryrefslogtreecommitdiff
path: root/tests/quick/40.m5threads-test-atomic/ref
diff options
context:
space:
mode:
authorGiacomo Gabrielli <Giacomo.Gabrielli@arm.com>2010-11-15 14:04:04 -0600
committerGiacomo Gabrielli <Giacomo.Gabrielli@arm.com>2010-11-15 14:04:04 -0600
commit005892719047c3b4b383d9aeeeb481039518f661 (patch)
treeb2d967a9ffea13f73e092804ae141d9520ff109c /tests/quick/40.m5threads-test-atomic/ref
parent2a3cefe15115a094eadd74a659a2f919a83ac6a4 (diff)
downloadgem5-005892719047c3b4b383d9aeeeb481039518f661.tar.xz
CPU/ARM: Add SIMD op classes to CPU models and ARM ISA.
Diffstat (limited to 'tests/quick/40.m5threads-test-atomic/ref')
0 files changed, 0 insertions, 0 deletions