diff options
author | Brad Beckmann <Brad.Beckmann@amd.com> | 2011-02-08 18:07:54 -0800 |
---|---|---|
committer | Brad Beckmann <Brad.Beckmann@amd.com> | 2011-02-08 18:07:54 -0800 |
commit | 4eab18fd063fe80203751b6b058ea232e402d879 (patch) | |
tree | c6a57820ea7aeb7da4f1d66776720f9c2ae7f7d3 /tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini | |
parent | ea9d4c3a97b1570a3b30d2fd538514b53ac54944 (diff) | |
download | gem5-4eab18fd063fe80203751b6b058ea232e402d879.tar.xz |
regess: protocol regression tester updates
Diffstat (limited to 'tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini')
-rw-r--r-- | tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini | 35 |
1 files changed, 26 insertions, 9 deletions
diff --git a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini index 75b04f0f3..296040009 100644 --- a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini +++ b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MESI_CMP_directory/config.ini @@ -1,13 +1,22 @@ [root] type=Root children=system -dummy=0 +time_sync_enable=false +time_sync_period=100000000 +time_sync_spin_threshold=100000 [system] type=System children=cpu0 cpu1 cpu2 cpu3 cpu4 cpu5 cpu6 cpu7 dir_cntrl0 funcmem l1_cntrl0 l1_cntrl1 l1_cntrl2 l1_cntrl3 l1_cntrl4 l1_cntrl5 l1_cntrl6 l1_cntrl7 l2_cntrl0 physmem ruby mem_mode=timing physmem=system.physmem +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 [system.cpu0] type=MemTest @@ -492,8 +501,9 @@ tracer=system.ruby.tracer [system.ruby.cpu_ruby_ports0] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl0.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl0.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -504,8 +514,9 @@ port=system.cpu0.test [system.ruby.cpu_ruby_ports1] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl1.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl1.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -516,8 +527,9 @@ port=system.cpu1.test [system.ruby.cpu_ruby_ports2] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl2.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl2.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -528,8 +540,9 @@ port=system.cpu2.test [system.ruby.cpu_ruby_ports3] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl3.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl3.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -540,8 +553,9 @@ port=system.cpu3.test [system.ruby.cpu_ruby_ports4] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl4.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl4.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -552,8 +566,9 @@ port=system.cpu4.test [system.ruby.cpu_ruby_ports5] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl5.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl5.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -564,8 +579,9 @@ port=system.cpu5.test [system.ruby.cpu_ruby_ports6] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl6.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl6.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem @@ -576,8 +592,9 @@ port=system.cpu6.test [system.ruby.cpu_ruby_ports7] type=RubySequencer +access_phys_mem=true dcache=system.l1_cntrl7.L1DcacheMemory -deadlock_threshold=500000 +deadlock_threshold=1000000 icache=system.l1_cntrl7.L1IcacheMemory max_outstanding_requests=16 physmem=system.physmem |