diff options
| author | Andreas Sandberg <andreas.sandberg@arm.com> | 2016-08-12 14:12:59 +0100 |
|---|---|---|
| committer | Andreas Sandberg <andreas.sandberg@arm.com> | 2016-08-12 14:12:59 +0100 |
| commit | 55ed9609f1056280404a8dc49e53e4ba33ae51dd (patch) | |
| tree | 6e50ced504e91a6d9dadff1b43b89a0911df3d7a /tests/quick/fs/10.linux-boot/ref/alpha | |
| parent | ee7d8fdcb2226139fd1d6a6f0cde987721ea3699 (diff) | |
| download | gem5-55ed9609f1056280404a8dc49e53e4ba33ae51dd.tar.xz | |
stats: Update to match classic memory changes
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/alpha')
4 files changed, 2616 insertions, 2609 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt index 59d10e15b..273aa022a 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt @@ -4,53 +4,53 @@ sim_seconds 1.869358 # Nu sim_ticks 1869357999000 # Number of ticks simulated final_tick 1869357999000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1359256 # Simulator instruction rate (inst/s) -host_op_rate 1359255 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 39091338244 # Simulator tick rate (ticks/s) -host_mem_usage 332080 # Number of bytes of host memory used -host_seconds 47.82 # Real time elapsed on the host +host_inst_rate 1685575 # Simulator instruction rate (inst/s) +host_op_rate 1685575 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 48476092750 # Simulator tick rate (ticks/s) +host_mem_usage 336716 # Number of bytes of host memory used +host_seconds 38.56 # Real time elapsed on the host sim_insts 64999904 # Number of instructions simulated sim_ops 64999904 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.physmem.bytes_read::cpu0.inst 758272 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 66535616 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 66535744 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.inst 106112 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 766336 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 766400 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 68167296 # Number of bytes read from this memory +system.physmem.bytes_read::total 68167488 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu0.inst 758272 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::cpu1.inst 106112 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 864384 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7836352 # Number of bytes written to this memory -system.physmem.bytes_written::total 7836352 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 7837888 # Number of bytes written to this memory +system.physmem.bytes_written::total 7837888 # Number of bytes written to this memory system.physmem.num_reads::cpu0.inst 11848 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 1039619 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 1039621 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.inst 1658 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 11974 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 11975 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1065114 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 122443 # Number of write requests responded to by this memory -system.physmem.num_writes::total 122443 # Number of write requests responded to by this memory +system.physmem.num_reads::total 1065117 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 122467 # Number of write requests responded to by this memory +system.physmem.num_writes::total 122467 # Number of write requests responded to by this memory system.physmem.bw_read::cpu0.inst 405632 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 35592763 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 35592831 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.inst 56764 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 409946 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 409980 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::tsunami.ide 514 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 36465619 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 36465721 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu0.inst 405632 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu1.inst 56764 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 462396 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4192002 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4192002 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4192002 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::writebacks 4192823 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4192823 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4192823 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.inst 405632 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 35592763 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 35592831 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.inst 56764 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 409946 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 409980 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::tsunami.ide 514 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 40657620 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 40658545 # Total bandwidth to/from this memory (bytes/s) system.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.bridge.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.cpu_clk_domain.clock 500 # Clock period in ticks @@ -264,28 +264,28 @@ system.cpu0.dcache.tags.data_accesses 51822038 # Nu system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.cpu0.dcache.ReadReq_hits::cpu0.data 6068885 # number of ReadReq hits system.cpu0.dcache.ReadReq_hits::total 6068885 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4360085 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 4360085 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4360096 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 4360096 # number of WriteReq hits system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 127592 # number of LoadLockedReq hits system.cpu0.dcache.LoadLockedReq_hits::total 127592 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 132849 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 132849 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10428970 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 10428970 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10428970 # number of overall hits -system.cpu0.dcache.overall_hits::total 10428970 # number of overall hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 132871 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 132871 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10428981 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 10428981 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10428981 # number of overall hits +system.cpu0.dcache.overall_hits::total 10428981 # number of overall hits system.cpu0.dcache.ReadReq_misses::cpu0.data 1560065 # number of ReadReq misses system.cpu0.dcache.ReadReq_misses::total 1560065 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 236538 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 236538 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 236527 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 236527 # number of WriteReq misses system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 12626 # number of LoadLockedReq misses system.cpu0.dcache.LoadLockedReq_misses::total 12626 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 6921 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 6921 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1796603 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1796603 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1796603 # number of overall misses -system.cpu0.dcache.overall_misses::total 1796603 # number of overall misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 6899 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 6899 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1796592 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1796592 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1796592 # number of overall misses +system.cpu0.dcache.overall_misses::total 1796592 # number of overall misses system.cpu0.dcache.ReadReq_accesses::cpu0.data 7628950 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.ReadReq_accesses::total 7628950 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::cpu0.data 4596623 # number of WriteReq accesses(hits+misses) @@ -300,24 +300,24 @@ system.cpu0.dcache.overall_accesses::cpu0.data 12225573 system.cpu0.dcache.overall_accesses::total 12225573 # number of overall (read+write) accesses system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.204493 # miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_miss_rate::total 0.204493 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051459 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.051459 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051457 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.051457 # miss rate for WriteReq accesses system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.090046 # miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.090046 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.049517 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.049517 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.146955 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.146955 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.146955 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.146955 # miss rate for overall accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.049360 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.049360 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.146954 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.146954 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.146954 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.146954 # miss rate for overall accesses system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.dcache.writebacks::writebacks 633126 # number of writebacks -system.cpu0.dcache.writebacks::total 633126 # number of writebacks +system.cpu0.dcache.writebacks::writebacks 633925 # number of writebacks +system.cpu0.dcache.writebacks::total 633925 # number of writebacks system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.cpu0.icache.tags.replacements 618292 # number of replacements system.cpu0.icache.tags.tagsinuse 511.240644 # Cycle average of tags in use @@ -560,28 +560,28 @@ system.cpu1.dcache.tags.data_accesses 20020608 # Nu system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.cpu1.dcache.ReadReq_hits::cpu1.data 2632688 # number of ReadReq hits system.cpu1.dcache.ReadReq_hits::total 2632688 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 1954643 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 1954643 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 1954647 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 1954647 # number of WriteReq hits system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 61098 # number of LoadLockedReq hits system.cpu1.dcache.LoadLockedReq_hits::total 61098 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 64210 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 64210 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 4587331 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 4587331 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 4587331 # number of overall hits -system.cpu1.dcache.overall_hits::total 4587331 # number of overall hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 64211 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 64211 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 4587335 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 4587335 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 4587335 # number of overall hits +system.cpu1.dcache.overall_hits::total 4587335 # number of overall hits system.cpu1.dcache.ReadReq_misses::cpu1.data 140885 # number of ReadReq misses system.cpu1.dcache.ReadReq_misses::total 140885 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 78317 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 78317 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 78313 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 78313 # number of WriteReq misses system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 11000 # number of LoadLockedReq misses system.cpu1.dcache.LoadLockedReq_misses::total 11000 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 7305 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 7305 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 219202 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 219202 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 219202 # number of overall misses -system.cpu1.dcache.overall_misses::total 219202 # number of overall misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 7304 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 7304 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 219198 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 219198 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 219198 # number of overall misses +system.cpu1.dcache.overall_misses::total 219198 # number of overall misses system.cpu1.dcache.ReadReq_accesses::cpu1.data 2773573 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.ReadReq_accesses::total 2773573 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.WriteReq_accesses::cpu1.data 2032960 # number of WriteReq accesses(hits+misses) @@ -596,24 +596,24 @@ system.cpu1.dcache.overall_accesses::cpu1.data 4806533 system.cpu1.dcache.overall_accesses::total 4806533 # number of overall (read+write) accesses system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.050795 # miss rate for ReadReq accesses system.cpu1.dcache.ReadReq_miss_rate::total 0.050795 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.038524 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.038524 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.038522 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.038522 # miss rate for WriteReq accesses system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.152570 # miss rate for LoadLockedReq accesses system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.152570 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.102146 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.102146 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.045605 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.045605 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.045605 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.045605 # miss rate for overall accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.102132 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.102132 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.045604 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.045604 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.045604 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.045604 # miss rate for overall accesses system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.dcache.writebacks::writebacks 144536 # number of writebacks -system.cpu1.dcache.writebacks::total 144536 # number of writebacks +system.cpu1.dcache.writebacks::writebacks 144832 # number of writebacks +system.cpu1.dcache.writebacks::total 144832 # number of writebacks system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.cpu1.icache.tags.replacements 380647 # number of replacements system.cpu1.icache.tags.tagsinuse 453.133719 # Cycle average of tags in use @@ -755,242 +755,240 @@ system.iocache.avg_blocked_cycles::no_targets nan system.iocache.writebacks::writebacks 41520 # number of writebacks system.iocache.writebacks::total 41520 # number of writebacks system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states -system.l2c.tags.replacements 999922 # number of replacements -system.l2c.tags.tagsinuse 65337.856710 # Cycle average of tags in use -system.l2c.tags.total_refs 4259780 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 1064972 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 3.999899 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 838081000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 55997.404382 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4860.296070 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 4190.275138 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 175.171519 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 114.709600 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.854453 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.074162 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.063939 # Average percentage of cache occupancy +system.l2c.tags.replacements 999962 # number of replacements +system.l2c.tags.tagsinuse 65520.418446 # Cycle average of tags in use +system.l2c.tags.total_refs 4560628 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 1065470 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 4.280391 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 618103500 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 304.654016 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4865.757369 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 58473.870947 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 175.171504 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 1700.964609 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.004649 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.074246 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.892240 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.inst 0.002673 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.001750 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.996977 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 65050 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 768 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 3271 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 6047 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 5933 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 49031 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.992584 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 46377199 # Number of tag accesses -system.l2c.tags.data_accesses 46377199 # Number of data accesses +system.l2c.tags.occ_percent::cpu1.data 0.025955 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.999762 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 65508 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 674 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 2411 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2462 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 9328 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 50633 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.999573 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 46077158 # Number of tag accesses +system.l2c.tags.data_accesses 46077158 # Number of data accesses system.l2c.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states -system.l2c.WritebackDirty_hits::writebacks 777662 # number of WritebackDirty hits -system.l2c.WritebackDirty_hits::total 777662 # number of WritebackDirty hits +system.l2c.WritebackDirty_hits::writebacks 778757 # number of WritebackDirty hits +system.l2c.WritebackDirty_hits::total 778757 # number of WritebackDirty hits system.l2c.WritebackClean_hits::writebacks 721480 # number of WritebackClean hits system.l2c.WritebackClean_hits::total 721480 # number of WritebackClean hits -system.l2c.UpgradeReq_hits::cpu0.data 130 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 604 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 734 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 44 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 28 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 72 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 111476 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 56605 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 168081 # number of ReadExReq hits +system.l2c.UpgradeReq_hits::cpu0.data 3102 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 2744 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 5846 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 1187 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 1121 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 2308 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 111978 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 56627 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 168605 # number of ReadExReq hits system.l2c.ReadCleanReq_hits::cpu0.inst 607070 # number of ReadCleanReq hits system.l2c.ReadCleanReq_hits::cpu1.inst 379530 # number of ReadCleanReq hits system.l2c.ReadCleanReq_hits::total 986600 # number of ReadCleanReq hits -system.l2c.ReadSharedReq_hits::cpu0.data 626716 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::cpu1.data 129010 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::total 755726 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::cpu0.data 626251 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::cpu1.data 128790 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::total 755041 # number of ReadSharedReq hits system.l2c.demand_hits::cpu0.inst 607070 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 738192 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 738229 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.inst 379530 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 185615 # number of demand (read+write) hits -system.l2c.demand_hits::total 1910407 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 185417 # number of demand (read+write) hits +system.l2c.demand_hits::total 1910246 # number of demand (read+write) hits system.l2c.overall_hits::cpu0.inst 607070 # number of overall hits -system.l2c.overall_hits::cpu0.data 738192 # number of overall hits +system.l2c.overall_hits::cpu0.data 738229 # number of overall hits system.l2c.overall_hits::cpu1.inst 379530 # number of overall hits -system.l2c.overall_hits::cpu1.data 185615 # number of overall hits -system.l2c.overall_hits::total 1910407 # number of overall hits -system.l2c.UpgradeReq_misses::cpu0.data 2989 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 2147 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 5136 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 1165 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 1095 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 2260 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 113871 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 11066 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 124937 # number of ReadExReq misses +system.l2c.overall_hits::cpu1.data 185417 # number of overall hits +system.l2c.overall_hits::total 1910246 # number of overall hits +system.l2c.UpgradeReq_misses::cpu0.data 4 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 2 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 6 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 113307 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 11044 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 124351 # number of ReadExReq misses system.l2c.ReadCleanReq_misses::cpu0.inst 11848 # number of ReadCleanReq misses system.l2c.ReadCleanReq_misses::cpu1.inst 1658 # number of ReadCleanReq misses system.l2c.ReadCleanReq_misses::total 13506 # number of ReadCleanReq misses -system.l2c.ReadSharedReq_misses::cpu0.data 926615 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::cpu1.data 1035 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::total 927650 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::cpu0.data 926616 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::cpu1.data 1036 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::total 927652 # number of ReadSharedReq misses system.l2c.demand_misses::cpu0.inst 11848 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 1040486 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 1039923 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.inst 1658 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 12101 # number of demand (read+write) misses -system.l2c.demand_misses::total 1066093 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 12080 # number of demand (read+write) misses +system.l2c.demand_misses::total 1065509 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.inst 11848 # number of overall misses -system.l2c.overall_misses::cpu0.data 1040486 # number of overall misses +system.l2c.overall_misses::cpu0.data 1039923 # number of overall misses system.l2c.overall_misses::cpu1.inst 1658 # number of overall misses -system.l2c.overall_misses::cpu1.data 12101 # number of overall misses -system.l2c.overall_misses::total 1066093 # number of overall misses -system.l2c.WritebackDirty_accesses::writebacks 777662 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackDirty_accesses::total 777662 # number of WritebackDirty accesses(hits+misses) +system.l2c.overall_misses::cpu1.data 12080 # number of overall misses +system.l2c.overall_misses::total 1065509 # number of overall misses +system.l2c.WritebackDirty_accesses::writebacks 778757 # number of WritebackDirty accesses(hits+misses) +system.l2c.WritebackDirty_accesses::total 778757 # number of WritebackDirty accesses(hits+misses) system.l2c.WritebackClean_accesses::writebacks 721480 # number of WritebackClean accesses(hits+misses) system.l2c.WritebackClean_accesses::total 721480 # number of WritebackClean accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 3119 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 2751 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 5870 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 1209 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 1123 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 2332 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 225347 # number of ReadExReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 3106 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 2746 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 5852 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 1187 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 1122 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 2309 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 225285 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::cpu1.data 67671 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 293018 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 292956 # number of ReadExReq accesses(hits+misses) system.l2c.ReadCleanReq_accesses::cpu0.inst 618918 # number of ReadCleanReq accesses(hits+misses) system.l2c.ReadCleanReq_accesses::cpu1.inst 381188 # number of ReadCleanReq accesses(hits+misses) system.l2c.ReadCleanReq_accesses::total 1000106 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu0.data 1553331 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu1.data 130045 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::total 1683376 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::cpu0.data 1552867 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::cpu1.data 129826 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::total 1682693 # number of ReadSharedReq accesses(hits+misses) system.l2c.demand_accesses::cpu0.inst 618918 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1778678 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1778152 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.inst 381188 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 197716 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2976500 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 197497 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2975755 # number of demand (read+write) accesses system.l2c.overall_accesses::cpu0.inst 618918 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1778678 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1778152 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.inst 381188 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 197716 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2976500 # number of overall (read+write) accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.958320 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.780443 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.874957 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.963606 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.975067 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.969125 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.505314 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.163526 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.426380 # miss rate for ReadExReq accesses +system.l2c.overall_accesses::cpu1.data 197497 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2975755 # number of overall (read+write) accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.001288 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.000728 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.001025 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.000891 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.000433 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.502950 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.163201 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.424470 # miss rate for ReadExReq accesses system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.019143 # miss rate for ReadCleanReq accesses system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.004350 # miss rate for ReadCleanReq accesses system.l2c.ReadCleanReq_miss_rate::total 0.013505 # miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.596534 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.007959 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::total 0.551065 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.596713 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.007980 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::total 0.551290 # miss rate for ReadSharedReq accesses system.l2c.demand_miss_rate::cpu0.inst 0.019143 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.584977 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.584834 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.inst 0.004350 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.061204 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.358170 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.061165 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.358063 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.inst 0.019143 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.584977 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.584834 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.inst 0.004350 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.061204 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.358170 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.061165 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.358063 # miss rate for overall accesses system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked::no_targets 0 # number of cycles access was blocked system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2c.writebacks::writebacks 80923 # number of writebacks -system.l2c.writebacks::total 80923 # number of writebacks -system.membus.snoop_filter.tot_requests 2182334 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 1076327 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.l2c.writebacks::writebacks 80947 # number of writebacks +system.l2c.writebacks::total 80947 # number of writebacks +system.membus.snoop_filter.tot_requests 2174394 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 1068384 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_requests 430 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.membus.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 7449 # Transaction distribution -system.membus.trans_dist::ReadResp 948784 # Transaction distribution +system.membus.trans_dist::ReadResp 948786 # Transaction distribution system.membus.trans_dist::WriteReq 14588 # Transaction distribution system.membus.trans_dist::WriteResp 14588 # Transaction distribution -system.membus.trans_dist::WritebackDirty 122443 # Transaction distribution -system.membus.trans_dist::CleanEvict 918012 # Transaction distribution -system.membus.trans_dist::UpgradeReq 19594 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 14154 # Transaction distribution -system.membus.trans_dist::UpgradeResp 8111 # Transaction distribution -system.membus.trans_dist::ReadExReq 125244 # Transaction distribution -system.membus.trans_dist::ReadExResp 124222 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 941335 # Transaction distribution +system.membus.trans_dist::WritebackDirty 122467 # Transaction distribution +system.membus.trans_dist::CleanEvict 918018 # Transaction distribution +system.membus.trans_dist::UpgradeReq 13880 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 11895 # Transaction distribution +system.membus.trans_dist::UpgradeResp 135 # Transaction distribution +system.membus.trans_dist::ReadExReq 125245 # Transaction distribution +system.membus.trans_dist::ReadExResp 124223 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 941337 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 44074 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 3172393 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 3216467 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 3156480 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 3200554 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 125161 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 125161 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 3341628 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 3325715 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 86162 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 73363264 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 73449426 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 73364992 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 73451154 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2668736 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2668736 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 76118162 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 76119890 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 2204371 # Request fanout histogram -system.membus.snoop_fanout::mean 0.000517 # Request fanout histogram -system.membus.snoop_fanout::stdev 0.022725 # Request fanout histogram +system.membus.snoop_fanout::samples 2196431 # Request fanout histogram +system.membus.snoop_fanout::mean 0.000519 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.022766 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 2203232 99.95% 99.95% # Request fanout histogram +system.membus.snoop_fanout::0 2195292 99.95% 99.95% # Request fanout histogram system.membus.snoop_fanout::1 1139 0.05% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 2204371 # Request fanout histogram +system.membus.snoop_fanout::total 2196431 # Request fanout histogram system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states -system.toL2Bus.snoop_filter.tot_requests 6035847 # Total number of requests made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_requests 3018700 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.toL2Bus.snoop_filter.tot_requests 6035809 # Total number of requests made to the snoop filter. +system.toL2Bus.snoop_filter.hit_single_requests 3018662 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.toL2Bus.snoop_filter.hit_multi_requests 374456 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.snoop_filter.tot_snoops 1611 # Total number of snoops made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_snoops 1521 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.toL2Bus.snoop_filter.tot_snoops 1621 # Total number of snoops made to the snoop filter. +system.toL2Bus.snoop_filter.hit_single_snoops 1531 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.toL2Bus.snoop_filter.hit_multi_snoops 90 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.toL2Bus.trans_dist::ReadReq 7449 # Transaction distribution system.toL2Bus.trans_dist::ReadResp 2732152 # Transaction distribution system.toL2Bus.trans_dist::WriteReq 14588 # Transaction distribution system.toL2Bus.trans_dist::WriteResp 14588 # Transaction distribution -system.toL2Bus.trans_dist::WritebackDirty 777662 # Transaction distribution +system.toL2Bus.trans_dist::WritebackDirty 778757 # Transaction distribution system.toL2Bus.trans_dist::WritebackClean 998939 # Transaction distribution -system.toL2Bus.trans_dist::CleanEvict 1205462 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 19613 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 14226 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 33839 # Transaction distribution +system.toL2Bus.trans_dist::CleanEvict 1204367 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 19598 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 14203 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 33801 # Transaction distribution system.toL2Bus.trans_dist::ReadExReq 295242 # Transaction distribution system.toL2Bus.trans_dist::ReadExResp 295242 # Transaction distribution system.toL2Bus.trans_dist::ReadCleanReq 1000127 # Transaction distribution system.toL2Bus.trans_dist::ReadSharedReq 1724576 # Transaction distribution system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1856170 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5450127 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5450061 # Packet count per connected master and slave (bytes) system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1143023 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 684385 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 9133705 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 684375 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 9133629 # Packet count per connected master and slave (bytes) system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 79182784 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 155766459 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 155817595 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 48757440 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 23358423 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 307065106 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 1000943 # Total snoops (count) -system.toL2Bus.snoopTraffic 5195776 # Total snoop traffic (bytes) -system.toL2Bus.snoop_fanout::samples 7058663 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 0.106768 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.309067 # Request fanout histogram +system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 23377367 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 307135186 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 1000983 # Total snoops (count) +system.toL2Bus.snoopTraffic 5197312 # Total snoop traffic (bytes) +system.toL2Bus.snoop_fanout::samples 7058665 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 0.106769 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.309069 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::0 6305567 89.33% 89.33% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 752556 10.66% 99.99% # Request fanout histogram +system.toL2Bus.snoop_fanout::0 6305559 89.33% 89.33% # Request fanout histogram +system.toL2Bus.snoop_fanout::1 752566 10.66% 99.99% # Request fanout histogram system.toL2Bus.snoop_fanout::2 538 0.01% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::3 2 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 7058663 # Request fanout histogram +system.toL2Bus.snoop_fanout::total 7058665 # Request fanout histogram system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1869357999000 # Cumulative time (in ticks) in various power states diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt index 5809a851c..ac4b28ba6 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt @@ -1,19 +1,19 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 1.829332 # Number of seconds simulated -sim_ticks 1829331993500 # Number of ticks simulated -final_tick 1829331993500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 1829332003500 # Number of ticks simulated +final_tick 1829332003500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1344723 # Simulator instruction rate (inst/s) -host_op_rate 1344722 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 40972777153 # Simulator tick rate (ticks/s) -host_mem_usage 326188 # Number of bytes of host memory used -host_seconds 44.65 # Real time elapsed on the host +host_inst_rate 1751464 # Simulator instruction rate (inst/s) +host_op_rate 1751464 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 53365900898 # Simulator tick rate (ticks/s) +host_mem_usage 334408 # Number of bytes of host memory used +host_seconds 34.28 # Real time elapsed on the host sim_insts 60038469 # Number of instructions simulated sim_ops 60038469 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.physmem.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.physmem.bytes_read::cpu.inst 850496 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 66835072 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory @@ -41,8 +41,8 @@ system.physmem.bw_total::cpu.inst 464922 # To system.physmem.bw_total::cpu.data 36535234 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::tsunami.ide 525 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 41054479 # Total bandwidth to/from this memory (bytes/s) -system.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses @@ -78,15 +78,15 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.numPwrStateTransitions 12714 # Number of power state transitions system.cpu.pwrStateClkGateDist::samples 6357 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::mean 283043475.573698 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::stdev 441371914.604153 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::mean 283043477.146767 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::stdev 441371906.848107 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::1000-5e+10 6357 100.00% 100.00% # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::min_value 386000 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::total 6357 # Distribution of time spent in the clock gated state system.cpu.pwrStateResidencyTicks::ON 30024619278 # Cumulative time (in ticks) in various power states -system.cpu.pwrStateResidencyTicks::CLK_GATED 1799307374222 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 3658670345 # number of cpu cycles simulated +system.cpu.pwrStateResidencyTicks::CLK_GATED 1799307384222 # Cumulative time (in ticks) in various power states +system.cpu.numCycles 3658670365 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.kern.inst.arm 0 # number of arm instructions executed @@ -102,11 +102,11 @@ system.cpu.kern.ipl_good::21 243 0.16% 49.46% # nu system.cpu.kern.ipl_good::22 1866 1.25% 50.71% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::31 73463 49.29% 100.00% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::total 149035 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1811929127500 99.05% 99.05% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::0 1811929137500 99.05% 99.05% # number of cycles we spent at this ipl system.cpu.kern.ipl_ticks::21 20110000 0.00% 99.05% # number of cycles we spent at this ipl system.cpu.kern.ipl_ticks::22 80238000 0.00% 99.05% # number of cycles we spent at this ipl system.cpu.kern.ipl_ticks::31 17302310500 0.95% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1829331786000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1829331796000 # number of cycles we spent at this ipl system.cpu.kern.ipl_used::0 0.981732 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl @@ -172,7 +172,7 @@ system.cpu.kern.mode_switch_good::idle 0.081545 # fr system.cpu.kern.mode_switch_good::total 0.390064 # fraction of useful protection mode switches system.cpu.kern.mode_ticks::kernel 26833316500 1.47% 1.47% # number of ticks spent at the given mode system.cpu.kern.mode_ticks::user 1465069000 0.08% 1.55% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1801033399500 98.45% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1801033409500 98.45% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4178 # number of times the context was actually changed system.cpu.committedInsts 60038469 # Number of instructions committed system.cpu.committedOps 60038469 # Number of ops (including micro ops) committed @@ -189,8 +189,8 @@ system.cpu.num_fp_register_writes 166520 # nu system.cpu.num_mem_refs 16115703 # number of memory refs system.cpu.num_load_insts 9747509 # Number of load instructions system.cpu.num_store_insts 6368194 # Number of store instructions -system.cpu.num_idle_cycles 3598621002.088897 # Number of idle cycles -system.cpu.num_busy_cycles 60049342.911103 # Number of busy cycles +system.cpu.num_idle_cycles 3598621022.088898 # Number of idle cycles +system.cpu.num_busy_cycles 60049342.911102 # Number of busy cycles system.cpu.not_idle_fraction 0.016413 # Percentage of non-idle cycles system.cpu.idle_fraction 0.983587 # Percentage of idle cycles system.cpu.Branches 9064428 # Number of branches fetched @@ -229,7 +229,7 @@ system.cpu.op_class::MemWrite 6374115 10.61% 98.42% # Cl system.cpu.op_class::IprAccess 951209 1.58% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 60050307 # Class of executed instruction -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.cpu.dcache.tags.replacements 2042707 # number of replacements system.cpu.dcache.tags.tagsinuse 511.997802 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 14038420 # Total number of references to valid blocks. @@ -246,11 +246,11 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::2 3 system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id system.cpu.dcache.tags.tag_accesses 66369780 # Number of tag accesses system.cpu.dcache.tags.data_accesses 66369780 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 7807771 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7807771 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 5848210 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5848210 # number of WriteReq hits +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.ReadReq_hits::cpu.data 7807772 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7807772 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 5848209 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5848209 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 183141 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 183141 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 199282 # number of StoreCondReq hits @@ -259,10 +259,10 @@ system.cpu.dcache.demand_hits::cpu.data 13655981 # nu system.cpu.dcache.demand_hits::total 13655981 # number of demand (read+write) hits system.cpu.dcache.overall_hits::cpu.data 13655981 # number of overall hits system.cpu.dcache.overall_hits::total 13655981 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1721712 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1721712 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 304362 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 304362 # number of WriteReq misses +system.cpu.dcache.ReadReq_misses::cpu.data 1721711 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1721711 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 304363 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 304363 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 17162 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 17162 # number of LoadLockedReq misses system.cpu.dcache.demand_misses::cpu.data 2026074 # number of demand (read+write) misses @@ -297,14 +297,14 @@ system.cpu.dcache.blocked::no_mshrs 0 # nu system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.writebacks::writebacks 833475 # number of writebacks -system.cpu.dcache.writebacks::total 833475 # number of writebacks -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 919603 # number of replacements +system.cpu.dcache.writebacks::writebacks 833476 # number of writebacks +system.cpu.dcache.writebacks::total 833476 # number of writebacks +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.cpu.icache.tags.replacements 919606 # number of replacements system.cpu.icache.tags.tagsinuse 511.215257 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 59130077 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 920115 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 64.263790 # Average number of references to valid blocks. +system.cpu.icache.tags.total_refs 59130074 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 920118 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 64.263577 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 9686452000 # Cycle when the warmup percentage was hit. system.cpu.icache.tags.occ_blocks::cpu.inst 511.215257 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.998467 # Average percentage of cache occupancy @@ -314,21 +314,21 @@ system.cpu.icache.tags.age_task_id_blocks_1024::0 63 system.cpu.icache.tags.age_task_id_blocks_1024::1 117 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 332 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 60970537 # Number of tag accesses -system.cpu.icache.tags.data_accesses 60970537 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 59130077 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 59130077 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 59130077 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 59130077 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 59130077 # number of overall hits -system.cpu.icache.overall_hits::total 59130077 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 920230 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 920230 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 920230 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 920230 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 920230 # number of overall misses -system.cpu.icache.overall_misses::total 920230 # number of overall misses +system.cpu.icache.tags.tag_accesses 60970540 # Number of tag accesses +system.cpu.icache.tags.data_accesses 60970540 # Number of data accesses +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_hits::cpu.inst 59130074 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 59130074 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 59130074 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 59130074 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 59130074 # number of overall hits +system.cpu.icache.overall_hits::total 59130074 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 920233 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 920233 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 920233 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 920233 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 920233 # number of overall misses +system.cpu.icache.overall_misses::total 920233 # number of overall misses system.cpu.icache.ReadReq_accesses::cpu.inst 60050307 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 60050307 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 60050307 # number of demand (read+write) accesses @@ -347,96 +347,96 @@ system.cpu.icache.blocked::no_mshrs 0 # nu system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 919603 # number of writebacks -system.cpu.icache.writebacks::total 919603 # number of writebacks -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.cpu.icache.writebacks::writebacks 919606 # number of writebacks +system.cpu.icache.writebacks::total 919606 # number of writebacks +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.cpu.l2cache.tags.replacements 992419 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65424.374401 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 4560132 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1057582 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.311847 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 65520.104765 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 4865571 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1057941 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.599095 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 614754000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 56331.541205 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 4843.327000 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 4249.506195 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.859551 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.073903 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.064842 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.998297 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 781 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3260 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 4024 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 3046 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54052 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 48753652 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 48753652 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackDirty_hits::writebacks 833475 # number of WritebackDirty hits -system.cpu.l2cache.WritebackDirty_hits::total 833475 # number of WritebackDirty hits -system.cpu.l2cache.WritebackClean_hits::writebacks 919351 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 919351 # number of WritebackClean hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 187286 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187286 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 906923 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 906923 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 811230 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 811230 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 906923 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 998516 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1905439 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 906923 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 998516 # number of overall hits -system.cpu.l2cache.overall_hits::total 1905439 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 12 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 12 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 117060 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 117060 # number of ReadExReq misses +system.cpu.l2cache.tags.occ_blocks::writebacks 264.552906 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 4852.732213 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 60402.819646 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.004037 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.074047 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.921674 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.999757 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65522 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 606 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3042 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6629 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55077 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999786 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 48449706 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 48449706 # Number of data accesses +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.WritebackDirty_hits::writebacks 833476 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 833476 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 919354 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 919354 # number of WritebackClean hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 12 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 12 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 187293 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187293 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 906926 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 906926 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 811229 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 811229 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 906926 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 998522 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1905448 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 906926 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 998522 # number of overall hits +system.cpu.l2cache.overall_hits::total 1905448 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 4 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 4 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 117054 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 117054 # number of ReadExReq misses system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 13289 # number of ReadCleanReq misses system.cpu.l2cache.ReadCleanReq_misses::total 13289 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 927644 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 927644 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 13289 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1044704 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1057993 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1044698 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1057987 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 13289 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1044704 # number of overall misses -system.cpu.l2cache.overall_misses::total 1057993 # number of overall misses -system.cpu.l2cache.WritebackDirty_accesses::writebacks 833475 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackDirty_accesses::total 833475 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::writebacks 919351 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 919351 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 1044698 # number of overall misses +system.cpu.l2cache.overall_misses::total 1057987 # number of overall misses +system.cpu.l2cache.WritebackDirty_accesses::writebacks 833476 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 833476 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 919354 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 919354 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 16 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 16 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 304346 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 304346 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 920212 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 920212 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1738874 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 1738874 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 920212 # number of demand (read+write) accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 304347 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304347 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 920215 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 920215 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1738873 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 1738873 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 920215 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 2043220 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2963432 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 920212 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2963435 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 920215 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 2043220 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2963432 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.750000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.750000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.384628 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.384628 # miss rate for ReadExReq accesses +system.cpu.l2cache.overall_accesses::total 2963435 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.250000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.250000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.384607 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.384607 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.014441 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.014441 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.533474 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.533474 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014441 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.511303 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.357016 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.511300 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.357014 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014441 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.511303 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.357016 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.511300 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.357014 # miss rate for overall accesses system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -445,45 +445,45 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.writebacks::writebacks 74359 # number of writebacks system.cpu.l2cache.writebacks::total 74359 # number of writebacks -system.cpu.toL2Bus.snoop_filter.tot_requests 5925776 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 2962432 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_requests 5925782 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2962435 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1834 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 1449 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1449 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.cpu.toL2Bus.trans_dist::ReadReq 7184 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2666288 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2666290 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 9838 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 9838 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackDirty 833475 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 919603 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 1209232 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 833476 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 919606 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 1209231 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeReq 16 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeResp 16 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 304346 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 304346 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 920230 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1738874 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2760063 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadExReq 304347 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 304347 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 920233 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 1738873 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2760072 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6163223 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8923286 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 117749312 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 184154606 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 301903918 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 1075988 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 7415744 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 7018629 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.000744 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.027269 # Request fanout histogram +system.cpu.toL2Bus.pkt_count::total 8923295 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 117749696 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 184154670 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 301904366 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 993364 # Total snoops (count) +system.cpu.toL2Bus.snoopTraffic 4774656 # Total snoop traffic (bytes) +system.cpu.toL2Bus.snoop_fanout::samples 6936011 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000753 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.027431 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 7013406 99.93% 99.93% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 5223 0.07% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 6930788 99.92% 99.92% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 5223 0.08% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 7018629 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 6936011 # Request fanout histogram system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). @@ -496,7 +496,7 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.iobus.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.iobus.trans_dist::ReadReq 7358 # Transaction distribution system.iobus.trans_dist::ReadResp 7358 # Transaction distribution system.iobus.trans_dist::WriteReq 51390 # Transaction distribution @@ -527,13 +527,13 @@ system.iobus.pkt_size_system.bridge.master::total 46126 system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661616 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::total 2661616 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size::total 2707742 # Cumulative packet size per connected master and slave (bytes) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.iocache.tags.replacements 41686 # number of replacements system.iocache.tags.tagsinuse 1.225569 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41702 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1685780587017 # Cycle when the warmup percentage was hit. +system.iocache.tags.warmup_cycle 1685780588017 # Cycle when the warmup percentage was hit. system.iocache.tags.occ_blocks::tsunami.ide 1.225569 # Average occupied blocks per requestor system.iocache.tags.occ_percent::tsunami.ide 0.076598 # Average percentage of cache occupancy system.iocache.tags.occ_percent::total 0.076598 # Average percentage of cache occupancy @@ -542,7 +542,7 @@ system.iocache.tags.age_task_id_blocks_1023::2 16 system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 375534 # Number of tag accesses system.iocache.tags.data_accesses 375534 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.iocache.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.iocache.ReadReq_misses::tsunami.ide 174 # number of ReadReq misses system.iocache.ReadReq_misses::total 174 # number of ReadReq misses system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses @@ -575,26 +575,32 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 41512 # number of writebacks system.iocache.writebacks::total 41512 # number of writebacks -system.membus.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.membus.snoop_filter.tot_requests 2132776 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 1034179 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_requests 408 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. +system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.membus.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 7184 # Transaction distribution system.membus.trans_dist::ReadResp 948291 # Transaction distribution system.membus.trans_dist::WriteReq 9838 # Transaction distribution system.membus.trans_dist::WriteResp 9838 # Transaction distribution system.membus.trans_dist::WritebackDirty 115871 # Transaction distribution system.membus.trans_dist::CleanEvict 917188 # Transaction distribution -system.membus.trans_dist::UpgradeReq 147 # Transaction distribution -system.membus.trans_dist::UpgradeResp 147 # Transaction distribution +system.membus.trans_dist::UpgradeReq 133 # Transaction distribution +system.membus.trans_dist::UpgradeResp 133 # Transaction distribution system.membus.trans_dist::ReadExReq 116925 # Transaction distribution system.membus.trans_dist::ReadExResp 116925 # Transaction distribution system.membus.trans_dist::ReadSharedReq 941107 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution system.membus.trans_dist::InvalidateResp 41552 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 34044 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3107383 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3141427 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3107355 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3141399 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 125138 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 125138 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 3266565 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 3266537 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 46126 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 72461888 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::total 72508014 # Cumulative packet size per connected master and slave (bytes) @@ -603,22 +609,22 @@ system.membus.pkt_size_system.iocache.mem_side::total 2667904 system.membus.pkt_size::total 75175918 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 2149812 # Request fanout histogram -system.membus.snoop_fanout::mean 1 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram +system.membus.snoop_fanout::samples 2149798 # Request fanout histogram +system.membus.snoop_fanout::mean 0.000494 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.022210 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 2149812 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 2148737 99.95% 99.95% # Request fanout histogram +system.membus.snoop_fanout::1 1061 0.05% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 1 # Request fanout histogram +system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 2149812 # Request fanout histogram -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.membus.snoop_fanout::total 2149798 # Request fanout histogram +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -650,28 +656,28 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states -system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1829331993500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states +system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1829332003500 # Cumulative time (in ticks) in various power states ---------- End Simulation Statistics ---------- diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt index c7b14a3ef..a66428f0b 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt @@ -1,119 +1,119 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.963613 # Number of seconds simulated -sim_ticks 1963612574000 # Number of ticks simulated -final_tick 1963612574000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.962627 # Number of seconds simulated +sim_ticks 1962626573500 # Number of ticks simulated +final_tick 1962626573500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 811462 # Simulator instruction rate (inst/s) -host_op_rate 811461 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 26156331100 # Simulator tick rate (ticks/s) -host_mem_usage 332076 # Number of bytes of host memory used -host_seconds 75.07 # Real time elapsed on the host -sim_insts 60918165 # Number of instructions simulated -sim_ops 60918165 # Number of ops (including micro ops) simulated +host_inst_rate 944250 # Simulator instruction rate (inst/s) +host_op_rate 944250 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 30421290331 # Simulator tick rate (ticks/s) +host_mem_usage 338248 # Number of bytes of host memory used +host_seconds 64.52 # Real time elapsed on the host +sim_insts 60918166 # Number of instructions simulated +sim_ops 60918166 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu0.inst 830784 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24731648 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 28416 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 436224 # Number of bytes read from this memory +system.physmem.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.physmem.bytes_read::cpu0.inst 831680 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24730496 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 27968 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 420288 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 26028032 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 830784 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 28416 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 859200 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7709248 # Number of bytes written to this memory -system.physmem.bytes_written::total 7709248 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 12981 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 386432 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 444 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 6816 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 26011392 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 831680 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 27968 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 859648 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7700672 # Number of bytes written to this memory +system.physmem.bytes_written::total 7700672 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 12995 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 386414 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 437 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 6567 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 406688 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 120457 # Number of write requests responded to by this memory -system.physmem.num_writes::total 120457 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 423090 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12594973 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 14471 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 222154 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::total 406428 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 120323 # Number of write requests responded to by this memory +system.physmem.num_writes::total 120323 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 423759 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12600714 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 14250 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 214146 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::tsunami.ide 489 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13255177 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 423090 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 14471 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 437561 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3926053 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3926053 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3926053 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 423090 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12594973 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 14471 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 222154 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::total 13253358 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 423759 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 14250 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 438009 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3923656 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3923656 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3923656 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 423759 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12600714 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 14250 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 214146 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::tsunami.ide 489 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 17181230 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 406688 # Number of read requests accepted -system.physmem.writeReqs 120457 # Number of write requests accepted -system.physmem.readBursts 406688 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 120457 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 26019904 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 8128 # Total number of bytes read from write queue -system.physmem.bytesWritten 7707200 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 26028032 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7709248 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 127 # Number of DRAM read bursts serviced by the write queue +system.physmem.bw_total::total 17177014 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 406428 # Number of read requests accepted +system.physmem.writeReqs 120323 # Number of write requests accepted +system.physmem.readBursts 406428 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 120323 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 26003904 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7488 # Total number of bytes read from write queue +system.physmem.bytesWritten 7699456 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 26011392 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7700672 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 117 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 25130 # Per bank write bursts -system.physmem.perBankRdBursts::1 25381 # Per bank write bursts -system.physmem.perBankRdBursts::2 25483 # Per bank write bursts -system.physmem.perBankRdBursts::3 24909 # Per bank write bursts -system.physmem.perBankRdBursts::4 25165 # Per bank write bursts -system.physmem.perBankRdBursts::5 25252 # Per bank write bursts -system.physmem.perBankRdBursts::6 25797 # Per bank write bursts -system.physmem.perBankRdBursts::7 25541 # Per bank write bursts -system.physmem.perBankRdBursts::8 25672 # Per bank write bursts -system.physmem.perBankRdBursts::9 25333 # Per bank write bursts -system.physmem.perBankRdBursts::10 25279 # Per bank write bursts -system.physmem.perBankRdBursts::11 25593 # Per bank write bursts -system.physmem.perBankRdBursts::12 25647 # Per bank write bursts -system.physmem.perBankRdBursts::13 25645 # Per bank write bursts -system.physmem.perBankRdBursts::14 25712 # Per bank write bursts -system.physmem.perBankRdBursts::15 25022 # Per bank write bursts -system.physmem.perBankWrBursts::0 7825 # Per bank write bursts -system.physmem.perBankWrBursts::1 7603 # Per bank write bursts -system.physmem.perBankWrBursts::2 7492 # Per bank write bursts -system.physmem.perBankWrBursts::3 6933 # Per bank write bursts -system.physmem.perBankWrBursts::4 7149 # Per bank write bursts -system.physmem.perBankWrBursts::5 7135 # Per bank write bursts -system.physmem.perBankWrBursts::6 7628 # Per bank write bursts -system.physmem.perBankWrBursts::7 7255 # Per bank write bursts -system.physmem.perBankWrBursts::8 7538 # Per bank write bursts -system.physmem.perBankWrBursts::9 7229 # Per bank write bursts -system.physmem.perBankWrBursts::10 7235 # Per bank write bursts -system.physmem.perBankWrBursts::11 7425 # Per bank write bursts -system.physmem.perBankWrBursts::12 7840 # Per bank write bursts -system.physmem.perBankWrBursts::13 8302 # Per bank write bursts -system.physmem.perBankWrBursts::14 8309 # Per bank write bursts -system.physmem.perBankWrBursts::15 7527 # Per bank write bursts +system.physmem.perBankRdBursts::0 25480 # Per bank write bursts +system.physmem.perBankRdBursts::1 25719 # Per bank write bursts +system.physmem.perBankRdBursts::2 25425 # Per bank write bursts +system.physmem.perBankRdBursts::3 24952 # Per bank write bursts +system.physmem.perBankRdBursts::4 24963 # Per bank write bursts +system.physmem.perBankRdBursts::5 25448 # Per bank write bursts +system.physmem.perBankRdBursts::6 25036 # Per bank write bursts +system.physmem.perBankRdBursts::7 25388 # Per bank write bursts +system.physmem.perBankRdBursts::8 25382 # Per bank write bursts +system.physmem.perBankRdBursts::9 25021 # Per bank write bursts +system.physmem.perBankRdBursts::10 25321 # Per bank write bursts +system.physmem.perBankRdBursts::11 25245 # Per bank write bursts +system.physmem.perBankRdBursts::12 25883 # Per bank write bursts +system.physmem.perBankRdBursts::13 25960 # Per bank write bursts +system.physmem.perBankRdBursts::14 25500 # Per bank write bursts +system.physmem.perBankRdBursts::15 25588 # Per bank write bursts +system.physmem.perBankWrBursts::0 8093 # Per bank write bursts +system.physmem.perBankWrBursts::1 7861 # Per bank write bursts +system.physmem.perBankWrBursts::2 7317 # Per bank write bursts +system.physmem.perBankWrBursts::3 6760 # Per bank write bursts +system.physmem.perBankWrBursts::4 6801 # Per bank write bursts +system.physmem.perBankWrBursts::5 7296 # Per bank write bursts +system.physmem.perBankWrBursts::6 7054 # Per bank write bursts +system.physmem.perBankWrBursts::7 7130 # Per bank write bursts +system.physmem.perBankWrBursts::8 7229 # Per bank write bursts +system.physmem.perBankWrBursts::9 7212 # Per bank write bursts +system.physmem.perBankWrBursts::10 7633 # Per bank write bursts +system.physmem.perBankWrBursts::11 7389 # Per bank write bursts +system.physmem.perBankWrBursts::12 8081 # Per bank write bursts +system.physmem.perBankWrBursts::13 8482 # Per bank write bursts +system.physmem.perBankWrBursts::14 7977 # Per bank write bursts +system.physmem.perBankWrBursts::15 7989 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 17 # Number of times write queue was full causing retry -system.physmem.totGap 1963565980500 # Total gap between requests +system.physmem.numWrRetry 19 # Number of times write queue was full causing retry +system.physmem.totGap 1962619726500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 406688 # Read request sizes (log2) +system.physmem.readPktSize::6 406428 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 120457 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 406481 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 67 # What read queue length does an incoming req see +system.physmem.writePktSize::6 120323 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 406236 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 62 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see @@ -159,181 +159,195 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1864 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3207 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5887 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6006 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6734 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6782 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7812 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 9118 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7274 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 8021 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 8672 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7905 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7057 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7090 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 6181 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5787 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1824 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3074 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5838 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5952 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6657 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6742 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7801 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 8946 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7245 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7909 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 8569 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7650 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6978 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7037 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6103 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5737 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 5675 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5594 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 147 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 185 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 128 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 129 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 80 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 99 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 95 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 88 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 126 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 157 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 224 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 150 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 165 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 152 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 172 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 147 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 178 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 114 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 134 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 141 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 148 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 129 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 100 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 64 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 120 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 84 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 65 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 59 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 38 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 55 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 66393 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 507.991867 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 305.024910 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 413.812380 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 15899 23.95% 23.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 12177 18.34% 42.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5415 8.16% 50.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3379 5.09% 55.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2311 3.48% 59.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2006 3.02% 62.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1513 2.28% 64.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1280 1.93% 66.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 22413 33.76% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 66393 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5392 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 75.397255 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 2872.179140 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 5389 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::32 5612 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 195 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 232 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 221 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 209 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 173 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 186 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 185 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 196 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 201 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 244 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 190 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 196 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 217 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 207 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 167 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 194 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 161 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 202 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 160 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 107 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 83 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 108 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 57 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 62 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 48 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 65759 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 512.528475 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 309.841182 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 413.690018 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 15231 23.16% 23.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 12147 18.47% 41.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5552 8.44% 50.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3316 5.04% 55.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2308 3.51% 58.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1955 2.97% 61.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1491 2.27% 63.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1296 1.97% 65.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 22463 34.16% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 65759 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5364 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 75.747390 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2879.661653 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 5361 99.94% 99.94% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5392 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5392 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 22.334013 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 18.995867 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 21.838616 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-23 4788 88.80% 88.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-31 33 0.61% 89.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-39 252 4.67% 94.08% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-47 18 0.33% 94.42% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-55 6 0.11% 94.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-63 13 0.24% 94.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-71 10 0.19% 94.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-79 1 0.02% 94.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-87 18 0.33% 95.31% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::88-95 18 0.33% 95.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-103 190 3.52% 99.17% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::104-111 3 0.06% 99.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-119 1 0.02% 99.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-127 7 0.13% 99.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-135 1 0.02% 99.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::136-143 1 0.02% 99.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-151 1 0.02% 99.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::152-159 2 0.04% 99.46% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-167 1 0.02% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::168-175 6 0.11% 99.59% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-183 2 0.04% 99.63% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::184-191 2 0.04% 99.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-199 3 0.06% 99.72% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-215 1 0.02% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::224-231 13 0.24% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-263 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5392 # Writes before turning the bus around for reads -system.physmem.totQLat 2148968000 # Total ticks spent queuing -system.physmem.totMemAccLat 9771986750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2032805000 # Total ticks spent in databus transfers -system.physmem.avgQLat 5285.72 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 5364 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5364 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.428039 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.999012 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 22.364771 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 4746 88.48% 88.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 15 0.28% 88.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 16 0.30% 89.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 23 0.43% 89.49% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 212 3.95% 93.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 26 0.48% 93.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 13 0.24% 94.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 6 0.11% 94.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 2 0.04% 94.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 8 0.15% 94.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 3 0.06% 94.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 8 0.15% 94.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 13 0.24% 94.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 1 0.02% 94.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-75 2 0.04% 94.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 2 0.04% 95.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 18 0.34% 95.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::84-87 4 0.07% 95.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-91 23 0.43% 95.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::92-95 3 0.06% 95.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 170 3.17% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::100-103 3 0.06% 99.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-115 1 0.02% 99.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::120-123 1 0.02% 99.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 4 0.07% 99.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::132-135 1 0.02% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::136-139 1 0.02% 99.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::140-143 1 0.02% 99.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::156-159 2 0.04% 99.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-163 1 0.02% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::172-175 8 0.15% 99.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::180-183 3 0.06% 99.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::184-187 1 0.02% 99.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::188-191 4 0.07% 99.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::192-195 2 0.04% 99.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::196-199 2 0.04% 99.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::204-207 1 0.02% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::212-215 1 0.02% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-227 12 0.22% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::244-247 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5364 # Writes before turning the bus around for reads +system.physmem.totQLat 2137214000 # Total ticks spent queuing +system.physmem.totMemAccLat 9755545250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2031555000 # Total ticks spent in databus transfers +system.physmem.avgQLat 5260.04 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24035.72 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 24010.04 # Average memory access latency per DRAM burst system.physmem.avgRdBW 13.25 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 3.93 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 13.26 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 3.93 # Average system write bandwidth in MiByte/s +system.physmem.avgWrBW 3.92 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 13.25 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 3.92 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.13 # Data bus utilization in percentage system.physmem.busUtilRead 0.10 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.84 # Average write queue length when enqueuing -system.physmem.readRowHits 364299 # Number of row buffer hits during reads -system.physmem.writeRowHits 96294 # Number of row buffer hits during writes -system.physmem.readRowHitRate 89.61 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 79.94 # Row buffer hit rate for writes -system.physmem.avgGap 3724906.77 # Average gap between requests -system.physmem.pageHitRate 87.40 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 248179680 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 135415500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1580732400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 382449600 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 128253237840 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 66024340605 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1120248020250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1316872375875 # Total energy per rank (pJ) -system.physmem_0.averagePower 670.639531 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 1863393486000 # Time in different power states -system.physmem_0.memoryStateTime::REF 65569140000 # Time in different power states +system.physmem.avgWrQLen 25.34 # Average write queue length when enqueuing +system.physmem.readRowHits 364061 # Number of row buffer hits during reads +system.physmem.writeRowHits 96795 # Number of row buffer hits during writes +system.physmem.readRowHitRate 89.60 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 80.45 # Row buffer hit rate for writes +system.physmem.avgGap 3725896.54 # Average gap between requests +system.physmem.pageHitRate 87.51 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 244346760 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 133324125 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1578805800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 377861760 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 128189159280 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 66163184910 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 1119537594750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 1316224277385 # Total energy per rank (pJ) +system.physmem_0.averagePower 670.644542 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 1862206979750 # Time in different power states +system.physmem_0.memoryStateTime::REF 65536380000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 34644235250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 34882447750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 253751400 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 138455625 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1590443400 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 397904400 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 128253237840 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 66573650745 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1119766169250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1316973612660 # Total energy per rank (pJ) -system.physmem_1.averagePower 670.691088 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1862592163500 # Time in different power states -system.physmem_1.memoryStateTime::REF 65569140000 # Time in different power states +system.physmem_1.actEnergy 252791280 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 137931750 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1590420000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 401708160 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 128189159280 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 66247264755 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 1119463832250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 1316283107475 # Total energy per rank (pJ) +system.physmem_1.averagePower 670.674522 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 1862086480750 # Time in different power states +system.physmem_1.memoryStateTime::REF 65536380000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 35445557750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 35002933000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states +system.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu0.dtb.fetch_hits 0 # ITB hits system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 7494168 # DTB read hits +system.cpu0.dtb.read_hits 7493005 # DTB read hits system.cpu0.dtb.read_misses 7443 # DTB read misses system.cpu0.dtb.read_acv 210 # DTB read access violations system.cpu0.dtb.read_accesses 490673 # DTB read accesses -system.cpu0.dtb.write_hits 5065702 # DTB write hits +system.cpu0.dtb.write_hits 5064687 # DTB write hits system.cpu0.dtb.write_misses 813 # DTB write misses system.cpu0.dtb.write_acv 134 # DTB write access violations system.cpu0.dtb.write_accesses 187452 # DTB write accesses -system.cpu0.dtb.data_hits 12559870 # DTB hits +system.cpu0.dtb.data_hits 12557692 # DTB hits system.cpu0.dtb.data_misses 8256 # DTB misses system.cpu0.dtb.data_acv 344 # DTB access violations system.cpu0.dtb.data_accesses 678125 # DTB accesses -system.cpu0.itb.fetch_hits 3501177 # ITB hits +system.cpu0.itb.fetch_hits 3501057 # ITB hits system.cpu0.itb.fetch_misses 3871 # ITB misses system.cpu0.itb.fetch_acv 184 # ITB acv -system.cpu0.itb.fetch_accesses 3505048 # ITB accesses +system.cpu0.itb.fetch_accesses 3504928 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -346,46 +360,46 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numPwrStateTransitions 13591 # Number of power state transitions -system.cpu0.pwrStateClkGateDist::samples 6796 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::mean 272307750.367863 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::stdev 432682187.397928 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::1000-5e+10 6796 100.00% 100.00% # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::min_value 55000 # Distribution of time spent in the clock gated state +system.cpu0.numPwrStateTransitions 13585 # Number of power state transitions +system.cpu0.pwrStateClkGateDist::samples 6793 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::mean 272297667.010158 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::stdev 432721655.998866 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::1000-5e+10 6793 100.00% 100.00% # Distribution of time spent in the clock gated state +system.cpu0.pwrStateClkGateDist::min_value 104000 # Distribution of time spent in the clock gated state system.cpu0.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateClkGateDist::total 6796 # Distribution of time spent in the clock gated state -system.cpu0.pwrStateResidencyTicks::ON 113009102500 # Cumulative time (in ticks) in various power states -system.cpu0.pwrStateResidencyTicks::CLK_GATED 1850603471500 # Cumulative time (in ticks) in various power states -system.cpu0.numCycles 3925790590 # number of cpu cycles simulated +system.cpu0.pwrStateClkGateDist::total 6793 # Distribution of time spent in the clock gated state +system.cpu0.pwrStateResidencyTicks::ON 112908521500 # Cumulative time (in ticks) in various power states +system.cpu0.pwrStateResidencyTicks::CLK_GATED 1849718052000 # Cumulative time (in ticks) in various power states +system.cpu0.numCycles 3923838819 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6796 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 164911 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 56822 40.19% 40.19% # number of times we switched to this ipl +system.cpu0.kern.inst.quiesce 6793 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 164897 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 56819 40.19% 40.19% # number of times we switched to this ipl system.cpu0.kern.ipl_count::21 131 0.09% 40.28% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1974 1.40% 41.68% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 422 0.30% 41.97% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 82045 58.03% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 141394 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 56288 49.08% 49.08% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_count::22 1973 1.40% 41.68% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 423 0.30% 41.98% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 82035 58.02% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 141381 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 56285 49.08% 49.08% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::21 131 0.11% 49.20% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1974 1.72% 50.92% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 422 0.37% 51.29% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 55866 48.71% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 114681 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1901241129000 96.86% 96.86% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 93739000 0.00% 96.86% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 789776000 0.04% 96.90% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 316619500 0.02% 96.92% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 60454001500 3.08% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1962895265000 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_good::22 1973 1.72% 50.92% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 423 0.37% 51.29% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 55862 48.71% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 114674 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1900334186500 96.86% 96.86% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 93688500 0.00% 96.87% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 789357000 0.04% 96.91% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 314729500 0.02% 96.92% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 60387418000 3.08% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1961919379500 # number of cycles we spent at this ipl system.cpu0.kern.ipl_used::0 0.990602 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.680919 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.811074 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.680953 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.811099 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 8 3.60% 3.60% # number of syscalls executed system.cpu0.kern.syscall::3 19 8.56% 12.16% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.80% 13.96% # number of syscalls executed @@ -424,8 +438,8 @@ system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.34% # nu system.cpu0.kern.callpal::swpctx 3063 2.05% 2.39% # number of callpals executed system.cpu0.kern.callpal::tbi 51 0.03% 2.42% # number of callpals executed system.cpu0.kern.callpal::wrent 7 0.00% 2.42% # number of callpals executed -system.cpu0.kern.callpal::swpipl 134533 89.85% 92.28% # number of callpals executed -system.cpu0.kern.callpal::rdps 6700 4.47% 96.75% # number of callpals executed +system.cpu0.kern.callpal::swpipl 134520 89.85% 92.28% # number of callpals executed +system.cpu0.kern.callpal::rdps 6699 4.47% 96.75% # number of callpals executed system.cpu0.kern.callpal::wrkgp 1 0.00% 96.75% # number of callpals executed system.cpu0.kern.callpal::wrusp 3 0.00% 96.75% # number of callpals executed system.cpu0.kern.callpal::rdusp 9 0.01% 96.76% # number of callpals executed @@ -433,340 +447,340 @@ system.cpu0.kern.callpal::whami 2 0.00% 96.76% # nu system.cpu0.kern.callpal::rti 4333 2.89% 99.65% # number of callpals executed system.cpu0.kern.callpal::callsys 381 0.25% 99.91% # number of callpals executed system.cpu0.kern.callpal::imb 136 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 149727 # number of callpals executed +system.cpu0.kern.callpal::total 149713 # number of callpals executed system.cpu0.kern.mode_switch::kernel 6886 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1282 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1283 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1282 -system.cpu0.kern.mode_good::user 1282 +system.cpu0.kern.mode_good::kernel 1283 +system.cpu0.kern.mode_good::user 1283 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.186175 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.186320 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.313908 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1959142459500 99.82% 99.82% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 3540793500 0.18% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.314114 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1958165685500 99.82% 99.82% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 3548030000 0.18% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode system.cpu0.kern.swap_context 3064 # number of times the context was actually changed -system.cpu0.committedInsts 47755591 # Number of instructions committed -system.cpu0.committedOps 47755591 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 44289668 # Number of integer alu accesses +system.cpu0.committedInsts 47738229 # Number of instructions committed +system.cpu0.committedOps 47738229 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 44272305 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 210363 # Number of float alu accesses -system.cpu0.num_func_calls 1202061 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 5613734 # number of instructions that are conditional controls -system.cpu0.num_int_insts 44289668 # number of integer instructions +system.cpu0.num_func_calls 1201649 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 5610320 # number of instructions that are conditional controls +system.cpu0.num_int_insts 44272305 # number of integer instructions system.cpu0.num_fp_insts 210363 # number of float instructions -system.cpu0.num_int_register_reads 60881629 # number of times the integer registers were read -system.cpu0.num_int_register_writes 33006420 # number of times the integer registers were written +system.cpu0.num_int_register_reads 60851829 # number of times the integer registers were read +system.cpu0.num_int_register_writes 32993694 # number of times the integer registers were written system.cpu0.num_fp_register_reads 102169 # number of times the floating registers were read system.cpu0.num_fp_register_writes 104020 # number of times the floating registers were written -system.cpu0.num_mem_refs 12600044 # number of memory refs -system.cpu0.num_load_insts 7521304 # Number of load instructions -system.cpu0.num_store_insts 5078740 # Number of store instructions -system.cpu0.num_idle_cycles 3699854946.150013 # Number of idle cycles -system.cpu0.num_busy_cycles 225935643.849987 # Number of busy cycles -system.cpu0.not_idle_fraction 0.057552 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.942448 # Percentage of idle cycles -system.cpu0.Branches 7206590 # Number of branches fetched -system.cpu0.op_class::No_OpClass 2726655 5.71% 5.71% # Class of executed instruction -system.cpu0.op_class::IntAlu 31439878 65.82% 71.53% # Class of executed instruction -system.cpu0.op_class::IntMult 52896 0.11% 71.64% # Class of executed instruction +system.cpu0.num_mem_refs 12597866 # number of memory refs +system.cpu0.num_load_insts 7520141 # Number of load instructions +system.cpu0.num_store_insts 5077725 # Number of store instructions +system.cpu0.num_idle_cycles 3698103141.291685 # Number of idle cycles +system.cpu0.num_busy_cycles 225735677.708315 # Number of busy cycles +system.cpu0.not_idle_fraction 0.057529 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.942471 # Percentage of idle cycles +system.cpu0.Branches 7202811 # Number of branches fetched +system.cpu0.op_class::No_OpClass 2726604 5.71% 5.71% # Class of executed instruction +system.cpu0.op_class::IntAlu 31424940 65.82% 71.53% # Class of executed instruction +system.cpu0.op_class::IntMult 52727 0.11% 71.64% # Class of executed instruction system.cpu0.op_class::IntDiv 0 0.00% 71.64% # Class of executed instruction -system.cpu0.op_class::FloatAdd 25705 0.05% 71.70% # Class of executed instruction -system.cpu0.op_class::FloatCmp 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::FloatCvt 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::FloatMult 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::FloatDiv 1656 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::FloatSqrt 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdAdd 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdAddAcc 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdAlu 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdCmp 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdCvt 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdMisc 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdMult 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdMultAcc 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdShift 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdShiftAcc 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdSqrt 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatAdd 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatAlu 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatCmp 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatCvt 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatDiv 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatMisc 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatMult 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::SimdFloatSqrt 0 0.00% 71.70% # Class of executed instruction -system.cpu0.op_class::MemRead 7696642 16.11% 87.81% # Class of executed instruction -system.cpu0.op_class::MemWrite 5084839 10.65% 98.46% # Class of executed instruction -system.cpu0.op_class::IprAccess 735920 1.54% 100.00% # Class of executed instruction +system.cpu0.op_class::FloatAdd 25705 0.05% 71.69% # Class of executed instruction +system.cpu0.op_class::FloatCmp 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::FloatCvt 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::FloatMult 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::FloatDiv 1656 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::FloatSqrt 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdAdd 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdAddAcc 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdAlu 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdCmp 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdCvt 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdMisc 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdMult 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdMultAcc 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdShift 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdShiftAcc 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdSqrt 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatAdd 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatAlu 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatCmp 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatCvt 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatDiv 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatMisc 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatMult 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::SimdFloatSqrt 0 0.00% 71.69% # Class of executed instruction +system.cpu0.op_class::MemRead 7695505 16.12% 87.81% # Class of executed instruction +system.cpu0.op_class::MemWrite 5083820 10.65% 98.46% # Class of executed instruction +system.cpu0.op_class::IprAccess 735872 1.54% 100.00% # Class of executed instruction system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu0.op_class::total 47764191 # Class of executed instruction -system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu0.dcache.tags.replacements 1179864 # number of replacements -system.cpu0.dcache.tags.tagsinuse 505.229406 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 11369687 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1180280 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 9.633042 # Average number of references to valid blocks. +system.cpu0.op_class::total 47746829 # Class of executed instruction +system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu0.dcache.tags.replacements 1179926 # number of replacements +system.cpu0.dcache.tags.tagsinuse 505.222517 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 11367443 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1180345 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 9.630611 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 114940500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 505.229406 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.986776 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.986776 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 416 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 369 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::3 47 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 0.812500 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 51471495 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 51471495 # Number of data accesses -system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu0.dcache.ReadReq_hits::cpu0.data 6411173 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6411173 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4657733 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 4657733 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 143918 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 143918 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 147952 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 147952 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11068906 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 11068906 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11068906 # number of overall hits -system.cpu0.dcache.overall_hits::total 11068906 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 937797 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 937797 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 251494 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 251494 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13653 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 13653 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5444 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 5444 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1189291 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1189291 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1189291 # number of overall misses -system.cpu0.dcache.overall_misses::total 1189291 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 29158420500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 29158420500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 10960256500 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 10960256500 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 150265500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 150265500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 47401000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 47401000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 40118677000 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 40118677000 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 40118677000 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 40118677000 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7348970 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7348970 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4909227 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 4909227 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 157571 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 157571 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 153396 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 153396 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12258197 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12258197 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12258197 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12258197 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.127609 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.127609 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051229 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.051229 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.086647 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.086647 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.035490 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.035490 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.097020 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.097020 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.097020 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.097020 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31092.465107 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 31092.465107 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 43580.588404 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 43580.588404 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11006.042628 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11006.042628 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 8707.016899 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 8707.016899 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33733.272176 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33733.272176 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33733.272176 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33733.272176 # average overall miss latency +system.cpu0.dcache.tags.occ_blocks::cpu0.data 505.222517 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.986763 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.986763 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_task_id_blocks::1024 419 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 394 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::3 25 # Occupied blocks per task id +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.818359 # Percentage of cache occupancy per task id +system.cpu0.dcache.tags.tag_accesses 51462845 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 51462845 # Number of data accesses +system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu0.dcache.ReadReq_hits::cpu0.data 6409921 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6409921 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4656712 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 4656712 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 143926 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 143926 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 147979 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 147979 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 11066633 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 11066633 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 11066633 # number of overall hits +system.cpu0.dcache.overall_hits::total 11066633 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 937871 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 937871 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 251485 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 251485 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13660 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 13660 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5430 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 5430 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1189356 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1189356 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1189356 # number of overall misses +system.cpu0.dcache.overall_misses::total 1189356 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 29160615500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 29160615500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 10889573000 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 10889573000 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 150754500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 150754500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 30482000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 30482000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 40050188500 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 40050188500 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 40050188500 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 40050188500 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7347792 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 7347792 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4908197 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4908197 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 157586 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 157586 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 153409 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 153409 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 12255989 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 12255989 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 12255989 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 12255989 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.127640 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.127640 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051238 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.051238 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.086683 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.086683 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.035396 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.035396 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.097043 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.097043 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.097043 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.097043 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31092.352253 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 31092.352253 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 43301.083564 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 43301.083564 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11036.200586 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11036.200586 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5613.627993 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5613.627993 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33673.844080 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33673.844080 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33673.844080 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33673.844080 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.dcache.writebacks::writebacks 678308 # number of writebacks -system.cpu0.dcache.writebacks::total 678308 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 937797 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 937797 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 251494 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 251494 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13653 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13653 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5444 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 5444 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1189291 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1189291 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1189291 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1189291 # number of overall MSHR misses +system.cpu0.dcache.writebacks::writebacks 679177 # number of writebacks +system.cpu0.dcache.writebacks::total 679177 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 937871 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 937871 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 251485 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 251485 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13660 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13660 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5430 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 5430 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1189356 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1189356 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1189356 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1189356 # number of overall MSHR misses system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 7110 # number of ReadReq MSHR uncacheable system.cpu0.dcache.ReadReq_mshr_uncacheable::total 7110 # number of ReadReq MSHR uncacheable system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 10837 # number of WriteReq MSHR uncacheable system.cpu0.dcache.WriteReq_mshr_uncacheable::total 10837 # number of WriteReq MSHR uncacheable system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 17947 # number of overall MSHR uncacheable misses system.cpu0.dcache.overall_mshr_uncacheable_misses::total 17947 # number of overall MSHR uncacheable misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 28220623500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 28220623500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 10708762500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10708762500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 136612500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 136612500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 41957000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 41957000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 38929386000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 38929386000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 38929386000 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 38929386000 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1578468500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1578468500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1578468500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1578468500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127609 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127609 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051229 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051229 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.086647 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.086647 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.035490 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.035490 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.097020 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.097020 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.097020 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.097020 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 30092.465107 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30092.465107 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42580.588404 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42580.588404 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10006.042628 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10006.042628 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7707.016899 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 7707.016899 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32733.272176 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32733.272176 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32733.272176 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32733.272176 # average overall mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 222006.821378 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 222006.821378 # average ReadReq mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 87951.663231 # average overall mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 87951.663231 # average overall mshr uncacheable latency -system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu0.icache.tags.replacements 698162 # number of replacements -system.cpu0.icache.tags.tagsinuse 508.148952 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 47065399 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 698674 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 67.363891 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 42439448500 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.148952 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.992478 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.992478 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 28222744500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 28222744500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 10638088000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10638088000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 137094500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 137094500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 25052000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 25052000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 38860832500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 38860832500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 38860832500 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 38860832500 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1578478000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1578478000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1578478000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1578478000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127640 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127640 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051238 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051238 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.086683 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.086683 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.035396 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.035396 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.097043 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.097043 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.097043 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.097043 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 30092.352253 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30092.352253 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42301.083564 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42301.083564 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10036.200586 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10036.200586 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4613.627993 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4613.627993 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32673.844080 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32673.844080 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32673.844080 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32673.844080 # average overall mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 222008.157525 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 222008.157525 # average ReadReq mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 87952.192567 # average overall mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 87952.192567 # average overall mshr uncacheable latency +system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu0.icache.tags.replacements 698827 # number of replacements +system.cpu0.icache.tags.tagsinuse 508.151884 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 47047389 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 699339 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 67.274082 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 42438027500 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 508.151884 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.992484 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.992484 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 351 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 161 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 349 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 163 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 48462983 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 48462983 # Number of data accesses -system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu0.icache.ReadReq_hits::cpu0.inst 47065399 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 47065399 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 47065399 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 47065399 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 47065399 # number of overall hits -system.cpu0.icache.overall_hits::total 47065399 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 698792 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 698792 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 698792 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 698792 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 698792 # number of overall misses -system.cpu0.icache.overall_misses::total 698792 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10197257500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 10197257500 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 10197257500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 10197257500 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 10197257500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 10197257500 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 47764191 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 47764191 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 47764191 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 47764191 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 47764191 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 47764191 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014630 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.014630 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014630 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.014630 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014630 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.014630 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14592.693534 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 14592.693534 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14592.693534 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 14592.693534 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14592.693534 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 14592.693534 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 48446269 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 48446269 # Number of data accesses +system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu0.icache.ReadReq_hits::cpu0.inst 47047389 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 47047389 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 47047389 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 47047389 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 47047389 # number of overall hits +system.cpu0.icache.overall_hits::total 47047389 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 699440 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 699440 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 699440 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 699440 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 699440 # number of overall misses +system.cpu0.icache.overall_misses::total 699440 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10201863500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 10201863500 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 10201863500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 10201863500 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 10201863500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 10201863500 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 47746829 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 47746829 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 47746829 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 47746829 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 47746829 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 47746829 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014649 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.014649 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014649 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.014649 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014649 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.014649 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14585.759322 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 14585.759322 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14585.759322 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 14585.759322 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14585.759322 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 14585.759322 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.icache.writebacks::writebacks 698162 # number of writebacks -system.cpu0.icache.writebacks::total 698162 # number of writebacks -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 698792 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 698792 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 698792 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 698792 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 698792 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 698792 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9498465500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 9498465500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9498465500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 9498465500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9498465500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 9498465500 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014630 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014630 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014630 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.014630 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014630 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.014630 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13592.693534 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13592.693534 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13592.693534 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 13592.693534 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13592.693534 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 13592.693534 # average overall mshr miss latency +system.cpu0.icache.writebacks::writebacks 698827 # number of writebacks +system.cpu0.icache.writebacks::total 698827 # number of writebacks +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 699440 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 699440 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 699440 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 699440 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 699440 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 699440 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9502423500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 9502423500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9502423500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 9502423500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9502423500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 9502423500 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014649 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014649 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014649 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.014649 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014649 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.014649 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13585.759322 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13585.759322 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13585.759322 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 13585.759322 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13585.759322 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 13585.759322 # average overall mshr miss latency system.cpu1.dtb.fetch_hits 0 # ITB hits system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 2421538 # DTB read hits +system.cpu1.dtb.read_hits 2422670 # DTB read hits system.cpu1.dtb.read_misses 2992 # DTB read misses system.cpu1.dtb.read_acv 0 # DTB read access violations system.cpu1.dtb.read_accesses 239363 # DTB read accesses -system.cpu1.dtb.write_hits 1759460 # DTB write hits +system.cpu1.dtb.write_hits 1760134 # DTB write hits system.cpu1.dtb.write_misses 341 # DTB write misses system.cpu1.dtb.write_acv 29 # DTB write access violations system.cpu1.dtb.write_accesses 105247 # DTB write accesses -system.cpu1.dtb.data_hits 4180998 # DTB hits +system.cpu1.dtb.data_hits 4182804 # DTB hits system.cpu1.dtb.data_misses 3333 # DTB misses system.cpu1.dtb.data_acv 29 # DTB access violations system.cpu1.dtb.data_accesses 344610 # DTB accesses -system.cpu1.itb.fetch_hits 1965348 # ITB hits +system.cpu1.itb.fetch_hits 1965215 # ITB hits system.cpu1.itb.fetch_misses 1216 # ITB misses system.cpu1.itb.fetch_acv 0 # ITB acv -system.cpu1.itb.fetch_accesses 1966564 # ITB accesses +system.cpu1.itb.fetch_accesses 1966431 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -779,42 +793,42 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numPwrStateTransitions 5480 # Number of power state transitions -system.cpu1.pwrStateClkGateDist::samples 2740 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::mean 707616074.452555 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::stdev 409900069.702285 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::1000-5e+10 2740 100.00% 100.00% # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::min_value 76500 # Distribution of time spent in the clock gated state +system.cpu1.numPwrStateTransitions 5486 # Number of power state transitions +system.cpu1.pwrStateClkGateDist::samples 2743 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::mean 706502118.118848 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::stdev 410575500.110236 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::1000-5e+10 2743 100.00% 100.00% # Distribution of time spent in the clock gated state +system.cpu1.pwrStateClkGateDist::min_value 98500 # Distribution of time spent in the clock gated state system.cpu1.pwrStateClkGateDist::max_value 974673500 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateClkGateDist::total 2740 # Distribution of time spent in the clock gated state -system.cpu1.pwrStateResidencyTicks::ON 24744530000 # Cumulative time (in ticks) in various power states -system.cpu1.pwrStateResidencyTicks::CLK_GATED 1938868044000 # Cumulative time (in ticks) in various power states -system.cpu1.numCycles 3927225148 # number of cpu cycles simulated +system.cpu1.pwrStateClkGateDist::total 2743 # Distribution of time spent in the clock gated state +system.cpu1.pwrStateResidencyTicks::ON 24691263500 # Cumulative time (in ticks) in various power states +system.cpu1.pwrStateResidencyTicks::CLK_GATED 1937935310000 # Cumulative time (in ticks) in various power states +system.cpu1.numCycles 3925253147 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2740 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 78631 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 26567 38.35% 38.35% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1968 2.84% 41.19% # number of times we switched to this ipl +system.cpu1.kern.inst.quiesce 2743 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 78622 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 26563 38.35% 38.35% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1967 2.84% 41.19% # number of times we switched to this ipl system.cpu1.kern.ipl_count::30 504 0.73% 41.91% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 40242 58.09% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 69281 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 25724 48.16% 48.16% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1968 3.68% 51.84% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_count::31 40238 58.09% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 69272 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 25720 48.16% 48.16% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1967 3.68% 51.84% # number of times we switched to this ipl from a different ipl system.cpu1.kern.ipl_good::30 504 0.94% 52.79% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 25220 47.21% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 53416 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1910368546000 97.29% 97.29% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 730956000 0.04% 97.33% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 356511000 0.02% 97.34% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 52155834000 2.66% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1963611847000 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.968269 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_good::31 25216 47.21% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 53407 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1909399868000 97.29% 97.29% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 730527500 0.04% 97.33% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 354535500 0.02% 97.34% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 52140917500 2.66% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1962625848500 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.968264 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.626708 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.771005 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::31 0.626671 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.770975 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.syscall::3 11 10.58% 10.58% # number of syscalls executed system.cpu1.kern.syscall::6 10 9.62% 20.19% # number of syscalls executed system.cpu1.kern.syscall::15 1 0.96% 21.15% # number of syscalls executed @@ -830,346 +844,338 @@ system.cpu1.kern.syscall::74 10 9.62% 97.12% # nu system.cpu1.kern.syscall::132 3 2.88% 100.00% # number of syscalls executed system.cpu1.kern.syscall::total 104 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 422 0.59% 0.59% # number of callpals executed +system.cpu1.kern.callpal::wripir 423 0.59% 0.59% # number of callpals executed system.cpu1.kern.callpal::wrmces 1 0.00% 0.59% # number of callpals executed -system.cpu1.kern.callpal::wrfen 1 0.00% 0.59% # number of callpals executed +system.cpu1.kern.callpal::wrfen 1 0.00% 0.60% # number of callpals executed system.cpu1.kern.callpal::swpctx 2001 2.80% 3.39% # number of callpals executed -system.cpu1.kern.callpal::tbi 3 0.00% 3.39% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 3.40% # number of callpals executed -system.cpu1.kern.callpal::swpipl 63030 88.06% 91.46% # number of callpals executed -system.cpu1.kern.callpal::rdps 2146 3.00% 94.46% # number of callpals executed +system.cpu1.kern.callpal::tbi 3 0.00% 3.40% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.01% 3.41% # number of callpals executed +system.cpu1.kern.callpal::swpipl 63023 88.06% 91.46% # number of callpals executed +system.cpu1.kern.callpal::rdps 2145 3.00% 94.46% # number of callpals executed system.cpu1.kern.callpal::wrkgp 1 0.00% 94.46% # number of callpals executed -system.cpu1.kern.callpal::wrusp 4 0.01% 94.46% # number of callpals executed +system.cpu1.kern.callpal::wrusp 4 0.01% 94.47% # number of callpals executed system.cpu1.kern.callpal::whami 3 0.00% 94.47% # number of callpals executed -system.cpu1.kern.callpal::rti 3778 5.28% 99.75% # number of callpals executed +system.cpu1.kern.callpal::rti 3777 5.28% 99.75% # number of callpals executed system.cpu1.kern.callpal::callsys 136 0.19% 99.94% # number of callpals executed system.cpu1.kern.callpal::imb 44 0.06% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 71579 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 2069 # number of protection mode switches +system.cpu1.kern.callpal::total 71571 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 2066 # number of protection mode switches system.cpu1.kern.mode_switch::user 464 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2878 # number of protection mode switches +system.cpu1.kern.mode_switch::idle 2880 # number of protection mode switches system.cpu1.kern.mode_good::kernel 892 system.cpu1.kern.mode_good::user 464 system.cpu1.kern.mode_good::idle 428 -system.cpu1.kern.mode_switch_good::kernel 0.431126 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::kernel 0.431752 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.148714 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.329699 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 17834392500 0.91% 0.91% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 1709021000 0.09% 1.00% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1944068431500 99.00% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.mode_switch_good::idle 0.148611 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.329760 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 17773252500 0.91% 0.91% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 1704242000 0.09% 0.99% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1943148352000 99.01% 100.00% # number of ticks spent at the given mode system.cpu1.kern.swap_context 2002 # number of times the context was actually changed -system.cpu1.committedInsts 13162574 # Number of instructions committed -system.cpu1.committedOps 13162574 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 12139381 # Number of integer alu accesses +system.cpu1.committedInsts 13179937 # Number of instructions committed +system.cpu1.committedOps 13179937 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 12156604 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 173446 # Number of float alu accesses -system.cpu1.num_func_calls 411749 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1304648 # number of instructions that are conditional controls -system.cpu1.num_int_insts 12139381 # number of integer instructions +system.cpu1.num_func_calls 411985 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1307841 # number of instructions that are conditional controls +system.cpu1.num_int_insts 12156604 # number of integer instructions system.cpu1.num_fp_insts 173446 # number of float instructions -system.cpu1.num_int_register_reads 16710166 # number of times the integer registers were read -system.cpu1.num_int_register_writes 8908141 # number of times the integer registers were written +system.cpu1.num_int_register_reads 16739384 # number of times the integer registers were read +system.cpu1.num_int_register_writes 8921370 # number of times the integer registers were written system.cpu1.num_fp_register_reads 90735 # number of times the floating registers were read system.cpu1.num_fp_register_writes 92616 # number of times the floating registers were written -system.cpu1.num_mem_refs 4204594 # number of memory refs -system.cpu1.num_load_insts 2435865 # Number of load instructions -system.cpu1.num_store_insts 1768729 # Number of store instructions -system.cpu1.num_idle_cycles 3877736087.998025 # Number of idle cycles -system.cpu1.num_busy_cycles 49489060.001975 # Number of busy cycles -system.cpu1.not_idle_fraction 0.012602 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.987398 # Percentage of idle cycles -system.cpu1.Branches 1871255 # Number of branches fetched -system.cpu1.op_class::No_OpClass 705493 5.36% 5.36% # Class of executed instruction -system.cpu1.op_class::IntAlu 7781042 59.10% 64.46% # Class of executed instruction -system.cpu1.op_class::IntMult 21322 0.16% 64.62% # Class of executed instruction -system.cpu1.op_class::IntDiv 0 0.00% 64.62% # Class of executed instruction -system.cpu1.op_class::FloatAdd 14181 0.11% 64.73% # Class of executed instruction -system.cpu1.op_class::FloatCmp 0 0.00% 64.73% # Class of executed instruction -system.cpu1.op_class::FloatCvt 0 0.00% 64.73% # Class of executed instruction -system.cpu1.op_class::FloatMult 0 0.00% 64.73% # Class of executed instruction -system.cpu1.op_class::FloatDiv 1986 0.02% 64.74% # Class of executed instruction -system.cpu1.op_class::FloatSqrt 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdAdd 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdAddAcc 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdAlu 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdCmp 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdCvt 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdMisc 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdMult 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdMultAcc 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdShift 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdShiftAcc 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdSqrt 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatAdd 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatAlu 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatCmp 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatCvt 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatDiv 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatMisc 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatMult 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatSqrt 0 0.00% 64.74% # Class of executed instruction -system.cpu1.op_class::MemRead 2507774 19.05% 83.79% # Class of executed instruction -system.cpu1.op_class::MemWrite 1769717 13.44% 97.23% # Class of executed instruction -system.cpu1.op_class::IprAccess 364421 2.77% 100.00% # Class of executed instruction +system.cpu1.num_mem_refs 4206400 # number of memory refs +system.cpu1.num_load_insts 2436997 # Number of load instructions +system.cpu1.num_store_insts 1769403 # Number of store instructions +system.cpu1.num_idle_cycles 3875870619.998025 # Number of idle cycles +system.cpu1.num_busy_cycles 49382527.001975 # Number of busy cycles +system.cpu1.not_idle_fraction 0.012581 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.987419 # Percentage of idle cycles +system.cpu1.Branches 1874664 # Number of branches fetched +system.cpu1.op_class::No_OpClass 705658 5.35% 5.35% # Class of executed instruction +system.cpu1.op_class::IntAlu 7796168 59.14% 64.49% # Class of executed instruction +system.cpu1.op_class::IntMult 21633 0.16% 64.65% # Class of executed instruction +system.cpu1.op_class::IntDiv 0 0.00% 64.65% # Class of executed instruction +system.cpu1.op_class::FloatAdd 14181 0.11% 64.76% # Class of executed instruction +system.cpu1.op_class::FloatCmp 0 0.00% 64.76% # Class of executed instruction +system.cpu1.op_class::FloatCvt 0 0.00% 64.76% # Class of executed instruction +system.cpu1.op_class::FloatMult 0 0.00% 64.76% # Class of executed instruction +system.cpu1.op_class::FloatDiv 1986 0.02% 64.78% # Class of executed instruction +system.cpu1.op_class::FloatSqrt 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdAdd 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdAddAcc 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdAlu 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdCmp 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdCvt 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdMisc 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdMult 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdMultAcc 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdShift 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdShiftAcc 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdSqrt 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatAdd 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatAlu 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatCmp 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatCvt 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatDiv 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatMisc 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatMult 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::SimdFloatSqrt 0 0.00% 64.78% # Class of executed instruction +system.cpu1.op_class::MemRead 2508903 19.03% 83.81% # Class of executed instruction +system.cpu1.op_class::MemWrite 1770394 13.43% 97.24% # Class of executed instruction +system.cpu1.op_class::IprAccess 364376 2.76% 100.00% # Class of executed instruction system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu1.op_class::total 13165936 # Class of executed instruction -system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu1.dcache.tags.replacements 166516 # number of replacements -system.cpu1.dcache.tags.tagsinuse 486.373615 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 4012325 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 167028 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 24.021871 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 70707818000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 486.373615 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.949948 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.949948 # Average percentage of cache occupancy +system.cpu1.op_class::total 13183299 # Class of executed instruction +system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu1.dcache.tags.replacements 166569 # number of replacements +system.cpu1.dcache.tags.tagsinuse 484.920851 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 4014072 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 167081 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 24.024707 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 79208580000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 484.920851 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.947111 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.947111 # Average percentage of cache occupancy system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::0 192 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::1 255 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 65 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 325 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 66 # Occupied blocks per task id system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 16958396 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 16958396 # Number of data accesses -system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu1.dcache.ReadReq_hits::cpu1.data 2257201 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 2257201 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 1642023 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 1642023 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 48215 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 48215 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 50821 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 50821 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 3899224 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 3899224 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 3899224 # number of overall hits -system.cpu1.dcache.overall_hits::total 3899224 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 118432 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 118432 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 62660 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 62660 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 8936 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 8936 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 5856 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 5856 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 181092 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 181092 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 181092 # number of overall misses -system.cpu1.dcache.overall_misses::total 181092 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1454494000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 1454494000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1265962000 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 1265962000 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 82083000 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 82083000 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 49296000 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 49296000 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 5500 # number of StoreCondFailReq miss cycles -system.cpu1.dcache.StoreCondFailReq_miss_latency::total 5500 # number of StoreCondFailReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 2720456000 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 2720456000 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 2720456000 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 2720456000 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 2375633 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 2375633 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1704683 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1704683 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 57151 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 57151 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 56677 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 56677 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 4080316 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 4080316 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 4080316 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 4080316 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049853 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.049853 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.036758 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.036758 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.156358 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.156358 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.103322 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.103322 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.044382 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.044382 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.044382 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.044382 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12281.258444 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 12281.258444 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20203.670603 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 20203.670603 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9185.653536 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9185.653536 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8418.032787 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 8418.032787 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency -system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15022.507897 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 15022.507897 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15022.507897 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 15022.507897 # average overall miss latency +system.cpu1.dcache.tags.tag_accesses 16965673 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 16965673 # Number of data accesses +system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu1.dcache.ReadReq_hits::cpu1.data 2258295 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 2258295 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 1642687 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 1642687 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 48217 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 48217 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 50804 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 50804 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 3900982 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 3900982 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 3900982 # number of overall hits +system.cpu1.dcache.overall_hits::total 3900982 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 118473 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 118473 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 62672 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 62672 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 8931 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 8931 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 5870 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 5870 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 181145 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 181145 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 181145 # number of overall misses +system.cpu1.dcache.overall_misses::total 181145 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1450679500 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 1450679500 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1216299000 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 1216299000 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 81854000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 81854000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 32847500 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 32847500 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 2666978500 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 2666978500 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 2666978500 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 2666978500 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 2376768 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 2376768 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1705359 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1705359 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 57148 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 57148 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 56674 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 56674 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 4082127 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 4082127 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 4082127 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 4082127 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049846 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.049846 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.036750 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.036750 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.156278 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.156278 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.103575 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.103575 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.044375 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.044375 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.044375 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.044375 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12244.811054 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 12244.811054 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 19407.374904 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 19407.374904 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9165.155078 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9165.155078 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5595.826235 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5595.826235 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14722.893262 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 14722.893262 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14722.893262 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 14722.893262 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.dcache.writebacks::writebacks 114398 # number of writebacks -system.cpu1.dcache.writebacks::total 114398 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 118432 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 118432 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 62660 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 62660 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 8936 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 8936 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 5856 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 5856 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 181092 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 181092 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 181092 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 181092 # number of overall MSHR misses +system.cpu1.dcache.writebacks::writebacks 114559 # number of writebacks +system.cpu1.dcache.writebacks::total 114559 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 118473 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 118473 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 62672 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 62672 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 8931 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 8931 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 5870 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 5870 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 181145 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 181145 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 181145 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 181145 # number of overall MSHR misses system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 89 # number of ReadReq MSHR uncacheable system.cpu1.dcache.ReadReq_mshr_uncacheable::total 89 # number of ReadReq MSHR uncacheable system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 3221 # number of WriteReq MSHR uncacheable system.cpu1.dcache.WriteReq_mshr_uncacheable::total 3221 # number of WriteReq MSHR uncacheable system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 3310 # number of overall MSHR uncacheable misses system.cpu1.dcache.overall_mshr_uncacheable_misses::total 3310 # number of overall MSHR uncacheable misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1336062000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1336062000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1203302000 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1203302000 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 73147000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 73147000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 43441000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 43441000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 4500 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 4500 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2539364000 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2539364000 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2539364000 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2539364000 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1332206500 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1332206500 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1153627000 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1153627000 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 72923000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 72923000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 26977500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 26977500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2485833500 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2485833500 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2485833500 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2485833500 # number of overall MSHR miss cycles system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 20174000 # number of ReadReq MSHR uncacheable cycles system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 20174000 # number of ReadReq MSHR uncacheable cycles system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 20174000 # number of overall MSHR uncacheable cycles system.cpu1.dcache.overall_mshr_uncacheable_latency::total 20174000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.049853 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.049853 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036758 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036758 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.156358 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.156358 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.103322 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.103322 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.044382 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.044382 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.044382 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.044382 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11281.258444 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11281.258444 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19203.670603 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19203.670603 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8185.653536 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8185.653536 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 7418.203552 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 7418.203552 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14022.507897 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14022.507897 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14022.507897 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14022.507897 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.049846 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.049846 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036750 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036750 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.156278 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.156278 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.103575 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.103575 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.044375 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.044375 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.044375 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.044375 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11244.811054 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11244.811054 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18407.374904 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18407.374904 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8165.155078 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8165.155078 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 4595.826235 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 4595.826235 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13722.893262 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13722.893262 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13722.893262 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13722.893262 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 226674.157303 # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 226674.157303 # average ReadReq mshr uncacheable latency system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 6094.864048 # average overall mshr uncacheable latency system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 6094.864048 # average overall mshr uncacheable latency -system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu1.icache.tags.replacements 316153 # number of replacements -system.cpu1.icache.tags.tagsinuse 445.936315 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 12849230 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 316665 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 40.576729 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 1962762014000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 445.936315 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.870969 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.870969 # Average percentage of cache occupancy +system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu1.icache.tags.replacements 316020 # number of replacements +system.cpu1.icache.tags.tagsinuse 445.922081 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 12866727 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 316532 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 40.649056 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 1960698705500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 445.922081 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.870942 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.870942 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 3 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id system.cpu1.icache.tags.age_task_id_blocks_1024::2 444 # Occupied blocks per task id system.cpu1.icache.tags.age_task_id_blocks_1024::3 13 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 13482644 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 13482644 # Number of data accesses -system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.cpu1.icache.ReadReq_hits::cpu1.inst 12849230 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 12849230 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 12849230 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 12849230 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 12849230 # number of overall hits -system.cpu1.icache.overall_hits::total 12849230 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 316707 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 316707 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 316707 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 316707 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 316707 # number of overall misses -system.cpu1.icache.overall_misses::total 316707 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4252859000 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 4252859000 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 4252859000 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 4252859000 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 4252859000 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 4252859000 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 13165937 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 13165937 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 13165937 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 13165937 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 13165937 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 13165937 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024055 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.024055 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024055 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.024055 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024055 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.024055 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13428.370702 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13428.370702 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13428.370702 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13428.370702 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13428.370702 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13428.370702 # average overall miss latency +system.cpu1.icache.tags.tag_accesses 13499873 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 13499873 # Number of data accesses +system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.cpu1.icache.ReadReq_hits::cpu1.inst 12866727 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 12866727 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 12866727 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 12866727 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 12866727 # number of overall hits +system.cpu1.icache.overall_hits::total 12866727 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 316573 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 316573 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 316573 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 316573 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 316573 # number of overall misses +system.cpu1.icache.overall_misses::total 316573 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4250508000 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 4250508000 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 4250508000 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 4250508000 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 4250508000 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 4250508000 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 13183300 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 13183300 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 13183300 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 13183300 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 13183300 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 13183300 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024013 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.024013 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024013 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.024013 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024013 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.024013 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13426.628297 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13426.628297 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13426.628297 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13426.628297 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13426.628297 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13426.628297 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.icache.writebacks::writebacks 316153 # number of writebacks -system.cpu1.icache.writebacks::total 316153 # number of writebacks -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 316707 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 316707 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 316707 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 316707 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 316707 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 316707 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3936152000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 3936152000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3936152000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 3936152000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3936152000 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 3936152000 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024055 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024055 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024055 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.024055 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024055 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.024055 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12428.370702 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12428.370702 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12428.370702 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 12428.370702 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12428.370702 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 12428.370702 # average overall mshr miss latency +system.cpu1.icache.writebacks::writebacks 316020 # number of writebacks +system.cpu1.icache.writebacks::total 316020 # number of writebacks +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 316573 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 316573 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 316573 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 316573 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 316573 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 316573 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3933935000 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 3933935000 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3933935000 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 3933935000 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3933935000 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 3933935000 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024013 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024013 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024013 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.024013 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024013 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.024013 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12426.628297 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12426.628297 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12426.628297 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 12426.628297 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12426.628297 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 12426.628297 # average overall mshr miss latency system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). @@ -1182,9 +1188,9 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.iobus.trans_dist::ReadReq 7373 # Transaction distribution -system.iobus.trans_dist::ReadResp 7373 # Transaction distribution +system.iobus.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.iobus.trans_dist::ReadReq 7375 # Transaction distribution +system.iobus.trans_dist::ReadResp 7375 # Transaction distribution system.iobus.trans_dist::WriteReq 55610 # Transaction distribution system.iobus.trans_dist::WriteResp 55610 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 13904 # Packet count per connected master and slave (bytes) @@ -1197,9 +1203,9 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::total 42514 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83452 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.tsunami.ide.dma::total 83452 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 125966 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83456 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.tsunami.ide.dma::total 83456 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 125970 # Packet count per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 55616 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2749 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -1210,12 +1216,12 @@ system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::total 81882 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661616 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.tsunami.ide.dma::total 2661616 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 2743498 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 14957500 # Layer occupancy (ticks) +system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661632 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.tsunami.ide.dma::total 2661632 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size::total 2743514 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 14952500 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 764000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 763000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 9500 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) @@ -1223,60 +1229,60 @@ system.iobus.reqLayer6.occupancy 10000 # La system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer22.occupancy 175000 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 15839500 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 15838000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer24.occupancy 2459000 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 6056000 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 6057500 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 82500 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 216128057 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 216134056 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 28456000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 41948000 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 41952000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.iocache.tags.replacements 41694 # number of replacements -system.iocache.tags.tagsinuse 0.569299 # Cycle average of tags in use +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.iocache.tags.replacements 41696 # number of replacements +system.iocache.tags.tagsinuse 0.568010 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 41710 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 41712 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1756488432000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 0.569299 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.035581 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.035581 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1756490226000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 0.568010 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.035501 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.035501 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 375534 # Number of tag accesses -system.iocache.tags.data_accesses 375534 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.iocache.ReadReq_misses::tsunami.ide 174 # number of ReadReq misses -system.iocache.ReadReq_misses::total 174 # number of ReadReq misses +system.iocache.tags.tag_accesses 375552 # Number of tag accesses +system.iocache.tags.data_accesses 375552 # Number of data accesses +system.iocache.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.iocache.ReadReq_misses::tsunami.ide 176 # number of ReadReq misses +system.iocache.ReadReq_misses::total 176 # number of ReadReq misses system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses system.iocache.WriteLineReq_misses::total 41552 # number of WriteLineReq misses -system.iocache.demand_misses::tsunami.ide 41726 # number of demand (read+write) misses -system.iocache.demand_misses::total 41726 # number of demand (read+write) misses -system.iocache.overall_misses::tsunami.ide 41726 # number of overall misses -system.iocache.overall_misses::total 41726 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21854883 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21854883 # number of ReadReq miss cycles -system.iocache.WriteLineReq_miss_latency::tsunami.ide 4858321174 # number of WriteLineReq miss cycles -system.iocache.WriteLineReq_miss_latency::total 4858321174 # number of WriteLineReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 4880176057 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 4880176057 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 4880176057 # number of overall miss cycles -system.iocache.overall_miss_latency::total 4880176057 # number of overall miss cycles -system.iocache.ReadReq_accesses::tsunami.ide 174 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 174 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::tsunami.ide 41728 # number of demand (read+write) misses +system.iocache.demand_misses::total 41728 # number of demand (read+write) misses +system.iocache.overall_misses::tsunami.ide 41728 # number of overall misses +system.iocache.overall_misses::total 41728 # number of overall misses +system.iocache.ReadReq_miss_latency::tsunami.ide 22088883 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 22088883 # number of ReadReq miss cycles +system.iocache.WriteLineReq_miss_latency::tsunami.ide 4858687173 # number of WriteLineReq miss cycles +system.iocache.WriteLineReq_miss_latency::total 4858687173 # number of WriteLineReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4880776056 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4880776056 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4880776056 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4880776056 # number of overall miss cycles +system.iocache.ReadReq_accesses::tsunami.ide 176 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 176 # number of ReadReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::total 41552 # number of WriteLineReq accesses(hits+misses) -system.iocache.demand_accesses::tsunami.ide 41726 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 41726 # number of demand (read+write) accesses -system.iocache.overall_accesses::tsunami.ide 41726 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 41726 # number of overall (read+write) accesses +system.iocache.demand_accesses::tsunami.ide 41728 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 41728 # number of demand (read+write) accesses +system.iocache.overall_accesses::tsunami.ide 41728 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 41728 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteLineReq_miss_rate::tsunami.ide 1 # miss rate for WriteLineReq accesses @@ -1285,38 +1291,38 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125602.775862 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 125602.775862 # average ReadReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116921.476078 # average WriteLineReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::total 116921.476078 # average WriteLineReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 116957.677635 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 116957.677635 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 116957.677635 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 116957.677635 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 1 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125505.017045 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 125505.017045 # average ReadReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116930.284294 # average WriteLineReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::total 116930.284294 # average WriteLineReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 116966.450729 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 116966.450729 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 116966.450729 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 116966.450729 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 16 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 1 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 2 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 1 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 8 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 41520 # number of writebacks system.iocache.writebacks::total 41520 # number of writebacks -system.iocache.ReadReq_mshr_misses::tsunami.ide 174 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 174 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::tsunami.ide 176 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 176 # number of ReadReq MSHR misses system.iocache.WriteLineReq_mshr_misses::tsunami.ide 41552 # number of WriteLineReq MSHR misses system.iocache.WriteLineReq_mshr_misses::total 41552 # number of WriteLineReq MSHR misses -system.iocache.demand_mshr_misses::tsunami.ide 41726 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 41726 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::tsunami.ide 41726 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 41726 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13154883 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 13154883 # number of ReadReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2778324656 # number of WriteLineReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::total 2778324656 # number of WriteLineReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 2791479539 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 2791479539 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 2791479539 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 2791479539 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::tsunami.ide 41728 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 41728 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::tsunami.ide 41728 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 41728 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13288883 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 13288883 # number of ReadReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2778678942 # number of WriteLineReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::total 2778678942 # number of WriteLineReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 2791967825 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 2791967825 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 2791967825 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 2791967825 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses @@ -1325,208 +1331,196 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75602.775862 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 75602.775862 # average ReadReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66863.800924 # average WriteLineReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66863.800924 # average WriteLineReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66900.242990 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 66900.242990 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66900.242990 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 66900.242990 # average overall mshr miss latency -system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.l2c.tags.replacements 341504 # number of replacements -system.l2c.tags.tagsinuse 65213.029486 # Cycle average of tags in use -system.l2c.tags.total_refs 3680110 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 406507 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 9.053005 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 9200946000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 55179.216512 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4842.215722 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 5040.815485 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 110.867276 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 39.914491 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.841968 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.073886 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.076917 # Average percentage of cache occupancy +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75505.017045 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 75505.017045 # average ReadReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66872.327253 # average WriteLineReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66872.327253 # average WriteLineReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66908.738137 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 66908.738137 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66908.738137 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 66908.738137 # average overall mshr miss latency +system.l2c.tags.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.l2c.tags.replacements 341251 # number of replacements +system.l2c.tags.tagsinuse 65397.203087 # Cycle average of tags in use +system.l2c.tags.total_refs 3991452 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 406774 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 9.812456 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 7305719000 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 281.092347 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4857.550126 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 59344.826381 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 110.880269 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 802.853964 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.004289 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.074120 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.905530 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.inst 0.001692 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.000609 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.995072 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 65003 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 1114 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 5002 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 6095 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 52608 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.991867 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 35882279 # Number of tag accesses -system.l2c.tags.data_accesses 35882279 # Number of data accesses -system.l2c.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.l2c.WritebackDirty_hits::writebacks 792706 # number of WritebackDirty hits -system.l2c.WritebackDirty_hits::total 792706 # number of WritebackDirty hits -system.l2c.WritebackClean_hits::writebacks 747201 # number of WritebackClean hits -system.l2c.WritebackClean_hits::total 747201 # number of WritebackClean hits -system.l2c.UpgradeReq_hits::cpu0.data 175 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 534 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 709 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 33 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 24 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 57 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 126431 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 47312 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 173743 # number of ReadExReq hits -system.l2c.ReadCleanReq_hits::cpu0.inst 685790 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::cpu1.inst 316251 # number of ReadCleanReq hits -system.l2c.ReadCleanReq_hits::total 1002041 # number of ReadCleanReq hits -system.l2c.ReadSharedReq_hits::cpu0.data 663459 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::cpu1.data 109055 # number of ReadSharedReq hits -system.l2c.ReadSharedReq_hits::total 772514 # number of ReadSharedReq hits -system.l2c.demand_hits::cpu0.inst 685790 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 789890 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 316251 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 156367 # number of demand (read+write) hits -system.l2c.demand_hits::total 1948298 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 685790 # number of overall hits -system.l2c.overall_hits::cpu0.data 789890 # number of overall hits -system.l2c.overall_hits::cpu1.inst 316251 # number of overall hits -system.l2c.overall_hits::cpu1.data 156367 # number of overall hits -system.l2c.overall_hits::total 1948298 # number of overall hits -system.l2c.UpgradeReq_misses::cpu0.data 2941 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1732 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 4673 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 898 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 897 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1795 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 115557 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 6591 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 122148 # number of ReadExReq misses -system.l2c.ReadCleanReq_misses::cpu0.inst 12981 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::cpu1.inst 455 # number of ReadCleanReq misses -system.l2c.ReadCleanReq_misses::total 13436 # number of ReadCleanReq misses -system.l2c.ReadSharedReq_misses::cpu0.data 271641 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::cpu1.data 237 # number of ReadSharedReq misses -system.l2c.ReadSharedReq_misses::total 271878 # number of ReadSharedReq misses -system.l2c.demand_misses::cpu0.inst 12981 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 387198 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 455 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 6828 # number of demand (read+write) misses -system.l2c.demand_misses::total 407462 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 12981 # number of overall misses -system.l2c.overall_misses::cpu0.data 387198 # number of overall misses -system.l2c.overall_misses::cpu1.inst 455 # number of overall misses -system.l2c.overall_misses::cpu1.data 6828 # number of overall misses -system.l2c.overall_misses::total 407462 # number of overall misses -system.l2c.UpgradeReq_miss_latency::cpu0.data 1599000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 12643000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 14242000 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1259500 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 178000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 1437500 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 8901595500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 544185500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9445781000 # number of ReadExReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu0.inst 1065078500 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::cpu1.inst 37559000 # number of ReadCleanReq miss cycles -system.l2c.ReadCleanReq_miss_latency::total 1102637500 # number of ReadCleanReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu0.data 19890941000 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::cpu1.data 19543500 # number of ReadSharedReq miss cycles -system.l2c.ReadSharedReq_miss_latency::total 19910484500 # number of ReadSharedReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 1065078500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 28792536500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 37559000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 563729000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 30458903000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 1065078500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 28792536500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 37559000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 563729000 # number of overall miss cycles -system.l2c.overall_miss_latency::total 30458903000 # number of overall miss cycles -system.l2c.WritebackDirty_accesses::writebacks 792706 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackDirty_accesses::total 792706 # number of WritebackDirty accesses(hits+misses) -system.l2c.WritebackClean_accesses::writebacks 747201 # number of WritebackClean accesses(hits+misses) -system.l2c.WritebackClean_accesses::total 747201 # number of WritebackClean accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 3116 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 2266 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 5382 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 931 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 921 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1852 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 241988 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 53903 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 295891 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu0.inst 698771 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::cpu1.inst 316706 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadCleanReq_accesses::total 1015477 # number of ReadCleanReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu0.data 935100 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::cpu1.data 109292 # number of ReadSharedReq accesses(hits+misses) -system.l2c.ReadSharedReq_accesses::total 1044392 # number of ReadSharedReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 698771 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1177088 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 316706 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 163195 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2355760 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 698771 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1177088 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 316706 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 163195 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2355760 # number of overall (read+write) accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.943838 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.764342 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.868265 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.964554 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.973941 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.969222 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.477532 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.122275 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.412814 # miss rate for ReadExReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.018577 # miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.001437 # miss rate for ReadCleanReq accesses +system.l2c.tags.occ_percent::cpu1.data 0.012251 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.997882 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 65523 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 485 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 770 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 6255 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 57986 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.999802 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 35595123 # Number of tag accesses +system.l2c.tags.data_accesses 35595123 # Number of data accesses +system.l2c.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.l2c.WritebackDirty_hits::writebacks 793736 # number of WritebackDirty hits +system.l2c.WritebackDirty_hits::total 793736 # number of WritebackDirty hits +system.l2c.WritebackClean_hits::writebacks 747944 # number of WritebackClean hits +system.l2c.WritebackClean_hits::total 747944 # number of WritebackClean hits +system.l2c.UpgradeReq_hits::cpu0.data 3115 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 2258 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 5373 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 912 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 927 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 1839 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 126843 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 47590 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 174433 # number of ReadExReq hits +system.l2c.ReadCleanReq_hits::cpu0.inst 686424 # number of ReadCleanReq hits +system.l2c.ReadCleanReq_hits::cpu1.inst 316124 # number of ReadCleanReq hits +system.l2c.ReadCleanReq_hits::total 1002548 # number of ReadCleanReq hits +system.l2c.ReadSharedReq_hits::cpu0.data 663180 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::cpu1.data 109254 # number of ReadSharedReq hits +system.l2c.ReadSharedReq_hits::total 772434 # number of ReadSharedReq hits +system.l2c.demand_hits::cpu0.inst 686424 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 790023 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 316124 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 156844 # number of demand (read+write) hits +system.l2c.demand_hits::total 1949415 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 686424 # number of overall hits +system.l2c.overall_hits::cpu0.data 790023 # number of overall hits +system.l2c.overall_hits::cpu1.inst 316124 # number of overall hits +system.l2c.overall_hits::cpu1.data 156844 # number of overall hits +system.l2c.overall_hits::total 1949415 # number of overall hits +system.l2c.UpgradeReq_misses::cpu0.data 5 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 6 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 115133 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 6337 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 121470 # number of ReadExReq misses +system.l2c.ReadCleanReq_misses::cpu0.inst 12995 # number of ReadCleanReq misses +system.l2c.ReadCleanReq_misses::cpu1.inst 448 # number of ReadCleanReq misses +system.l2c.ReadCleanReq_misses::total 13443 # number of ReadCleanReq misses +system.l2c.ReadSharedReq_misses::cpu0.data 271663 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::cpu1.data 234 # number of ReadSharedReq misses +system.l2c.ReadSharedReq_misses::total 271897 # number of ReadSharedReq misses +system.l2c.demand_misses::cpu0.inst 12995 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 386796 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 448 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 6571 # number of demand (read+write) misses +system.l2c.demand_misses::total 406810 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 12995 # number of overall misses +system.l2c.overall_misses::cpu0.data 386796 # number of overall misses +system.l2c.overall_misses::cpu1.inst 448 # number of overall misses +system.l2c.overall_misses::cpu1.data 6571 # number of overall misses +system.l2c.overall_misses::total 406810 # number of overall misses +system.l2c.UpgradeReq_miss_latency::cpu0.data 300000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 29500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 329500 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 8880064000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 523419000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9403483000 # number of ReadExReq miss cycles +system.l2c.ReadCleanReq_miss_latency::cpu0.inst 1061507000 # number of ReadCleanReq miss cycles +system.l2c.ReadCleanReq_miss_latency::cpu1.inst 36851500 # number of ReadCleanReq miss cycles +system.l2c.ReadCleanReq_miss_latency::total 1098358500 # number of ReadCleanReq miss cycles +system.l2c.ReadSharedReq_miss_latency::cpu0.data 19897250500 # number of ReadSharedReq miss cycles +system.l2c.ReadSharedReq_miss_latency::cpu1.data 18659000 # number of ReadSharedReq miss cycles +system.l2c.ReadSharedReq_miss_latency::total 19915909500 # number of ReadSharedReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 1061507000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 28777314500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 36851500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 542078000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 30417751000 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 1061507000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 28777314500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 36851500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 542078000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 30417751000 # number of overall miss cycles +system.l2c.WritebackDirty_accesses::writebacks 793736 # number of WritebackDirty accesses(hits+misses) +system.l2c.WritebackDirty_accesses::total 793736 # number of WritebackDirty accesses(hits+misses) +system.l2c.WritebackClean_accesses::writebacks 747944 # number of WritebackClean accesses(hits+misses) +system.l2c.WritebackClean_accesses::total 747944 # number of WritebackClean accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 3120 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 2259 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 5379 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 912 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 927 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1839 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 241976 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 53927 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 295903 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadCleanReq_accesses::cpu0.inst 699419 # number of ReadCleanReq accesses(hits+misses) +system.l2c.ReadCleanReq_accesses::cpu1.inst 316572 # number of ReadCleanReq accesses(hits+misses) +system.l2c.ReadCleanReq_accesses::total 1015991 # number of ReadCleanReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::cpu0.data 934843 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::cpu1.data 109488 # number of ReadSharedReq accesses(hits+misses) +system.l2c.ReadSharedReq_accesses::total 1044331 # number of ReadSharedReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 699419 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1176819 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 316572 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 163415 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2356225 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 699419 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1176819 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 316572 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 163415 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2356225 # number of overall (read+write) accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.001603 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.000443 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.001115 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.475803 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.117511 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.410506 # miss rate for ReadExReq accesses +system.l2c.ReadCleanReq_miss_rate::cpu0.inst 0.018580 # miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_miss_rate::cpu1.inst 0.001415 # miss rate for ReadCleanReq accesses system.l2c.ReadCleanReq_miss_rate::total 0.013231 # miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.290494 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.002169 # miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_miss_rate::total 0.260322 # miss rate for ReadSharedReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.018577 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.328946 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.001437 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.041840 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.172964 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.018577 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.328946 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.001437 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.041840 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.172964 # miss rate for overall accesses -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 543.692622 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 7299.653580 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 3047.720950 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 1402.561247 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 198.439242 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 800.835655 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 77032.075080 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82564.937035 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 77330.623506 # average ReadExReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 82049.033202 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82547.252747 # average ReadCleanReq miss latency -system.l2c.ReadCleanReq_avg_miss_latency::total 82065.905031 # average ReadCleanReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 73225.105930 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 82462.025316 # average ReadSharedReq miss latency -system.l2c.ReadSharedReq_avg_miss_latency::total 73233.157887 # average ReadSharedReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 82049.033202 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 74361.273819 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 82547.252747 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 82561.364968 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 74752.745041 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 82049.033202 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 74361.273819 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 82547.252747 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 82561.364968 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 74752.745041 # average overall miss latency +system.l2c.ReadSharedReq_miss_rate::cpu0.data 0.290597 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::cpu1.data 0.002137 # miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_miss_rate::total 0.260355 # miss rate for ReadSharedReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.018580 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.328679 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.001415 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.040211 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.172653 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.018580 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.328679 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.001415 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.040211 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.172653 # miss rate for overall accesses +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 60000 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 29500 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 54916.666667 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 77128.746754 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82597.285782 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 77414.036388 # average ReadExReq miss latency +system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 81685.802232 # average ReadCleanReq miss latency +system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82257.812500 # average ReadCleanReq miss latency +system.l2c.ReadCleanReq_avg_miss_latency::total 81704.864985 # average ReadCleanReq miss latency +system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 73242.401431 # average ReadSharedReq miss latency +system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 79739.316239 # average ReadSharedReq miss latency +system.l2c.ReadSharedReq_avg_miss_latency::total 73247.992806 # average ReadSharedReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 81685.802232 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 74399.203973 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 82257.812500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 82495.510577 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 74771.394508 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 81685.802232 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 74399.203973 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 82257.812500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 82495.510577 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 74771.394508 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked::no_targets 0 # number of cycles access was blocked system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2c.writebacks::writebacks 78937 # number of writebacks -system.l2c.writebacks::total 78937 # number of writebacks +system.l2c.writebacks::writebacks 78803 # number of writebacks +system.l2c.writebacks::total 78803 # number of writebacks system.l2c.ReadCleanReq_mshr_hits::cpu1.inst 11 # number of ReadCleanReq MSHR hits system.l2c.ReadCleanReq_mshr_hits::total 11 # number of ReadCleanReq MSHR hits system.l2c.demand_mshr_hits::cpu1.inst 11 # number of demand (read+write) MSHR hits @@ -1535,31 +1529,28 @@ system.l2c.overall_mshr_hits::cpu1.inst 11 # nu system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits system.l2c.CleanEvict_mshr_misses::writebacks 10 # number of CleanEvict MSHR misses system.l2c.CleanEvict_mshr_misses::total 10 # number of CleanEvict MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2941 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1732 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 4673 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 898 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 897 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1795 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 115557 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 6591 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 122148 # number of ReadExReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 12981 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 444 # number of ReadCleanReq MSHR misses -system.l2c.ReadCleanReq_mshr_misses::total 13425 # number of ReadCleanReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu0.data 271641 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::cpu1.data 237 # number of ReadSharedReq MSHR misses -system.l2c.ReadSharedReq_mshr_misses::total 271878 # number of ReadSharedReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 12981 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 387198 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 444 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 6828 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 407451 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 12981 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 387198 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 444 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 6828 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 407451 # number of overall MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 5 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 115133 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 6337 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 121470 # number of ReadExReq MSHR misses +system.l2c.ReadCleanReq_mshr_misses::cpu0.inst 12995 # number of ReadCleanReq MSHR misses +system.l2c.ReadCleanReq_mshr_misses::cpu1.inst 437 # number of ReadCleanReq MSHR misses +system.l2c.ReadCleanReq_mshr_misses::total 13432 # number of ReadCleanReq MSHR misses +system.l2c.ReadSharedReq_mshr_misses::cpu0.data 271663 # number of ReadSharedReq MSHR misses +system.l2c.ReadSharedReq_mshr_misses::cpu1.data 234 # number of ReadSharedReq MSHR misses +system.l2c.ReadSharedReq_mshr_misses::total 271897 # number of ReadSharedReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 12995 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 386796 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 437 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 6571 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 406799 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 12995 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 386796 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 437 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 6571 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 406799 # number of overall MSHR misses system.l2c.ReadReq_mshr_uncacheable::cpu0.data 7110 # number of ReadReq MSHR uncacheable system.l2c.ReadReq_mshr_uncacheable::cpu1.data 89 # number of ReadReq MSHR uncacheable system.l2c.ReadReq_mshr_uncacheable::total 7199 # number of ReadReq MSHR uncacheable @@ -1569,214 +1560,203 @@ system.l2c.WriteReq_mshr_uncacheable::total 14058 # system.l2c.overall_mshr_uncacheable_misses::cpu0.data 17947 # number of overall MSHR uncacheable misses system.l2c.overall_mshr_uncacheable_misses::cpu1.data 3310 # number of overall MSHR uncacheable misses system.l2c.overall_mshr_uncacheable_misses::total 21257 # number of overall MSHR uncacheable misses -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 58492500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 34311000 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 92803500 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 17536000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 17907500 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 35443500 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 7746025500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 478275500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 8224301000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 935268500 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 32302501 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadCleanReq_mshr_miss_latency::total 967571001 # number of ReadCleanReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17174531000 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 17173500 # number of ReadSharedReq MSHR miss cycles -system.l2c.ReadSharedReq_mshr_miss_latency::total 17191704500 # number of ReadSharedReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 935268500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 24920556500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 32302501 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 495449000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 26383576501 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 935268500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 24920556500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 32302501 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 495449000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 26383576501 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1489559500 # number of ReadReq MSHR uncacheable cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 250000 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 19500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 269500 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 7728734000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 460049000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8188783000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst 931557000 # number of ReadCleanReq MSHR miss cycles +system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst 31665500 # number of ReadCleanReq MSHR miss cycles +system.l2c.ReadCleanReq_mshr_miss_latency::total 963222500 # number of ReadCleanReq MSHR miss cycles +system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 17180620500 # number of ReadSharedReq MSHR miss cycles +system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 16319000 # number of ReadSharedReq MSHR miss cycles +system.l2c.ReadSharedReq_mshr_miss_latency::total 17196939500 # number of ReadSharedReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 931557000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 24909354500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 31665500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 476368000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 26348945000 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 931557000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 24909354500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 31665500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 476368000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 26348945000 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1489570000 # number of ReadReq MSHR uncacheable cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 19061000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1508620500 # number of ReadReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1489559500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1508631000 # number of ReadReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1489570000 # number of overall MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu1.data 19061000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 1508620500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 1508631000 # number of overall MSHR uncacheable cycles system.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.943838 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.764342 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.868265 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.964554 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.973941 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.969222 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.477532 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.122275 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.412814 # mshr miss rate for ReadExReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.018577 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.001402 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013220 # mshr miss rate for ReadCleanReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.290494 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.002169 # mshr miss rate for ReadSharedReq accesses -system.l2c.ReadSharedReq_mshr_miss_rate::total 0.260322 # mshr miss rate for ReadSharedReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018577 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.328946 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001402 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.041840 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.172959 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018577 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.328946 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001402 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.041840 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.172959 # mshr miss rate for overall accesses -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19888.643319 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19810.046189 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19859.512091 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19527.839644 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19963.768116 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 19745.682451 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 67032.075080 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72564.937035 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 67330.623506 # average ReadExReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 72049.033202 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72753.380631 # average ReadCleanReq mshr miss latency -system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 72072.327821 # average ReadCleanReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63225.105930 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72462.025316 # average ReadSharedReq mshr miss latency -system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63233.157887 # average ReadSharedReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72049.033202 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 64361.273819 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72753.380631 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72561.364968 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 64752.759230 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72049.033202 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 64361.273819 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72753.380631 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72561.364968 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 64752.759230 # average overall mshr miss latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209502.039381 # average ReadReq mshr uncacheable latency +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.001603 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.000443 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.001115 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.475803 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.117511 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.410506 # mshr miss rate for ReadExReq accesses +system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.018580 # mshr miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.001380 # mshr miss rate for ReadCleanReq accesses +system.l2c.ReadCleanReq_mshr_miss_rate::total 0.013221 # mshr miss rate for ReadCleanReq accesses +system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.290597 # mshr miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.002137 # mshr miss rate for ReadSharedReq accesses +system.l2c.ReadSharedReq_mshr_miss_rate::total 0.260355 # mshr miss rate for ReadSharedReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018580 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.328679 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001380 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.040211 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.172649 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018580 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.328679 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001380 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.040211 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.172649 # mshr miss rate for overall accesses +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 50000 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19500 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 44916.666667 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 67128.746754 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72597.285782 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 67414.036388 # average ReadExReq mshr miss latency +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 71685.802232 # average ReadCleanReq mshr miss latency +system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72461.098398 # average ReadCleanReq mshr miss latency +system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 71711.025908 # average ReadCleanReq mshr miss latency +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63242.401431 # average ReadSharedReq mshr miss latency +system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 69739.316239 # average ReadSharedReq mshr miss latency +system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63247.992806 # average ReadSharedReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71685.802232 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 64399.203973 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72461.098398 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72495.510577 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 64771.410451 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71685.802232 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 64399.203973 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72461.098398 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72495.510577 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 64771.410451 # average overall mshr miss latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209503.516174 # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 214168.539326 # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209559.730518 # average ReadReq mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 82997.687636 # average overall mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209561.189054 # average ReadReq mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 82998.272692 # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 5758.610272 # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::total 70970.527356 # average overall mshr uncacheable latency -system.membus.snoop_filter.tot_requests 859272 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 411340 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 409 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.l2c.overall_avg_mshr_uncacheable_latency::total 70971.021311 # average overall mshr uncacheable latency +system.membus.snoop_filter.tot_requests 851905 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 404237 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_requests 411 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states +system.membus.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 7199 # Transaction distribution -system.membus.trans_dist::ReadResp 292676 # Transaction distribution +system.membus.trans_dist::ReadResp 292704 # Transaction distribution system.membus.trans_dist::WriteReq 14058 # Transaction distribution system.membus.trans_dist::WriteResp 14058 # Transaction distribution -system.membus.trans_dist::WritebackDirty 120457 # Transaction distribution -system.membus.trans_dist::CleanEvict 261938 # Transaction distribution -system.membus.trans_dist::UpgradeReq 16120 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 11242 # Transaction distribution +system.membus.trans_dist::WritebackDirty 120323 # Transaction distribution +system.membus.trans_dist::CleanEvict 261806 # Transaction distribution +system.membus.trans_dist::UpgradeReq 11056 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 9461 # Transaction distribution system.membus.trans_dist::UpgradeResp 3 # Transaction distribution -system.membus.trans_dist::ReadExReq 122469 # Transaction distribution -system.membus.trans_dist::ReadExResp 121633 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 285477 # Transaction distribution +system.membus.trans_dist::ReadExReq 122183 # Transaction distribution +system.membus.trans_dist::ReadExResp 121347 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 285505 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 42514 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1182508 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 1225022 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83435 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 83435 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1308457 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1174875 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 1217389 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83439 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 83439 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1300828 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 81882 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31079040 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 31160922 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 31053824 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 31135706 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2658240 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2658240 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 33819162 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 21640 # Total snoops (count) -system.membus.snoopTraffic 27008 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 498117 # Request fanout histogram -system.membus.snoop_fanout::mean 0.001313 # Request fanout histogram -system.membus.snoop_fanout::stdev 0.036211 # Request fanout histogram +system.membus.pkt_size::total 33793946 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 21651 # Total snoops (count) +system.membus.snoopTraffic 27136 # Total snoop traffic (bytes) +system.membus.snoop_fanout::samples 491014 # Request fanout histogram +system.membus.snoop_fanout::mean 0.001340 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.036583 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 497463 99.87% 99.87% # Request fanout histogram -system.membus.snoop_fanout::1 654 0.13% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 490356 99.87% 99.87% # Request fanout histogram +system.membus.snoop_fanout::1 658 0.13% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 498117 # Request fanout histogram -system.membus.reqLayer0.occupancy 40353000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 491014 # Request fanout histogram +system.membus.reqLayer0.occupancy 40347000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1324238537 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1314918038 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 2174676250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2173304250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer2.occupancy 893117 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 904117 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.toL2Bus.snoop_filter.tot_requests 4780466 # Total number of requests made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_requests 2390280 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.toL2Bus.snoop_filter.hit_multi_requests 355276 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.snoop_filter.tot_snoops 975 # Total number of snoops made to the snoop filter. -system.toL2Bus.snoop_filter.hit_single_snoops 915 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.toL2Bus.snoop_filter.tot_requests 4781747 # Total number of requests made to the snoop filter. +system.toL2Bus.snoop_filter.hit_single_requests 2390985 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.toL2Bus.snoop_filter.hit_multi_requests 355114 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.toL2Bus.snoop_filter.tot_snoops 992 # Total number of snoops made to the snoop filter. +system.toL2Bus.snoop_filter.hit_single_snoops 932 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.toL2Bus.snoop_filter.hit_multi_snoops 60 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states +system.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states system.toL2Bus.trans_dist::ReadReq 7199 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2101675 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2102308 # Transaction distribution system.toL2Bus.trans_dist::WriteReq 14058 # Transaction distribution system.toL2Bus.trans_dist::WriteResp 14058 # Transaction distribution -system.toL2Bus.trans_dist::WritebackDirty 871643 # Transaction distribution -system.toL2Bus.trans_dist::WritebackClean 1014315 # Transaction distribution -system.toL2Bus.trans_dist::CleanEvict 816241 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 16314 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 11299 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 27613 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeFailReq 1 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeFailResp 1 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 297840 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 297840 # Transaction distribution -system.toL2Bus.trans_dist::ReadCleanReq 1015499 # Transaction distribution -system.toL2Bus.trans_dist::ReadSharedReq 1078979 # Transaction distribution -system.toL2Bus.trans_dist::InvalidateReq 227 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2095725 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3605435 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 949566 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 535407 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7186133 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 89403712 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 118812032 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 40502976 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 17791322 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 266510042 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 398828 # Total snoops (count) -system.toL2Bus.snoopTraffic 7391616 # Total snoop traffic (bytes) -system.toL2Bus.snoop_fanout::samples 2782920 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 0.138526 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.345713 # Request fanout histogram +system.toL2Bus.trans_dist::WritebackDirty 872539 # Transaction distribution +system.toL2Bus.trans_dist::WritebackClean 1014847 # Transaction distribution +system.toL2Bus.trans_dist::CleanEvict 815207 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 16306 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 11300 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 27606 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 297851 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 297851 # Transaction distribution +system.toL2Bus.trans_dist::ReadCleanReq 1016013 # Transaction distribution +system.toL2Bus.trans_dist::ReadSharedReq 1079098 # Transaction distribution +system.toL2Bus.trans_dist::InvalidateReq 229 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 2097686 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3605272 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 949165 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 535742 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 7187865 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 89487744 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 118850496 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 40485888 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 17815770 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 266639898 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 398766 # Total snoops (count) +system.toL2Bus.snoopTraffic 7394432 # Total snoop traffic (bytes) +system.toL2Bus.snoop_fanout::samples 2783305 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 0.138476 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.345638 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::0 2397661 86.16% 86.16% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 385012 13.83% 99.99% # Request fanout histogram -system.toL2Bus.snoop_fanout::2 245 0.01% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::3 2 0.00% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::0 2398113 86.16% 86.16% # Request fanout histogram +system.toL2Bus.snoop_fanout::1 384964 13.83% 99.99% # Request fanout histogram +system.toL2Bus.snoop_fanout::2 227 0.01% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::3 1 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 2782920 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 4214914494 # Layer occupancy (ticks) +system.toL2Bus.snoop_fanout::total 2783305 # Request fanout histogram +system.toL2Bus.reqLayer0.occupancy 4217117493 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.snoopLayer0.occupancy 296383 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.occupancy 299383 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 1048435504 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 1049361097 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 1811762602 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 1811830165 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 476230655 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 476124465 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 281513896 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 281628843 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states +system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1808,28 +1788,28 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states -system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1963612574000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states +system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1962626573500 # Cumulative time (in ticks) in various power states ---------- End Simulation Statistics ---------- diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt index 9ceba3cc3..23c45cb03 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt @@ -1,108 +1,108 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.941276 # Number of seconds simulated -sim_ticks 1941275996000 # Number of ticks simulated -final_tick 1941275996000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.922415 # Number of seconds simulated +sim_ticks 1922415409000 # Number of ticks simulated +final_tick 1922415409000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 780683 # Simulator instruction rate (inst/s) -host_op_rate 780683 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 26974878622 # Simulator tick rate (ticks/s) -host_mem_usage 326192 # Number of bytes of host memory used -host_seconds 71.97 # Real time elapsed on the host -sim_insts 56182685 # Number of instructions simulated -sim_ops 56182685 # Number of ops (including micro ops) simulated +host_inst_rate 933149 # Simulator instruction rate (inst/s) +host_op_rate 933149 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 31931169584 # Simulator tick rate (ticks/s) +host_mem_usage 334404 # Number of bytes of host memory used +host_seconds 60.21 # Real time elapsed on the host +sim_insts 56180200 # Number of instructions simulated +sim_ops 56180200 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu.inst 844800 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24856512 # Number of bytes read from this memory +system.physmem.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.physmem.bytes_read::cpu.inst 844608 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24856576 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 25702272 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 844800 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 844800 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7410752 # Number of bytes written to this memory -system.physmem.bytes_written::total 7410752 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 13200 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388383 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 25702144 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 844608 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 844608 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7408512 # Number of bytes written to this memory +system.physmem.bytes_written::total 7408512 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 13197 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388384 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 401598 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 115793 # Number of write requests responded to by this memory -system.physmem.num_writes::total 115793 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 435178 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 12804213 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 495 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13239886 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 435178 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 435178 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3817464 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3817464 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3817464 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 435178 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 12804213 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 495 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 17057350 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 401598 # Number of read requests accepted -system.physmem.writeReqs 115793 # Number of write requests accepted -system.physmem.readBursts 401598 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 115793 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 25694784 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 7488 # Total number of bytes read from write queue -system.physmem.bytesWritten 7408704 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 25702272 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7410752 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 117 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 401596 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 115758 # Number of write requests responded to by this memory +system.physmem.num_writes::total 115758 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 439347 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 12929867 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 499 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 13369714 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 439347 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 439347 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3853752 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3853752 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3853752 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 439347 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 12929867 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 499 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 17223466 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 401596 # Number of read requests accepted +system.physmem.writeReqs 115758 # Number of write requests accepted +system.physmem.readBursts 401596 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 115758 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 25695616 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6528 # Total number of bytes read from write queue +system.physmem.bytesWritten 7407424 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 25702144 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7408512 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 102 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 25225 # Per bank write bursts -system.physmem.perBankRdBursts::1 25628 # Per bank write bursts -system.physmem.perBankRdBursts::2 25541 # Per bank write bursts -system.physmem.perBankRdBursts::3 25494 # Per bank write bursts -system.physmem.perBankRdBursts::4 25069 # Per bank write bursts -system.physmem.perBankRdBursts::5 24955 # Per bank write bursts -system.physmem.perBankRdBursts::6 24242 # Per bank write bursts -system.physmem.perBankRdBursts::7 24604 # Per bank write bursts -system.physmem.perBankRdBursts::8 25085 # Per bank write bursts -system.physmem.perBankRdBursts::9 24651 # Per bank write bursts -system.physmem.perBankRdBursts::10 25269 # Per bank write bursts -system.physmem.perBankRdBursts::11 24875 # Per bank write bursts -system.physmem.perBankRdBursts::12 24508 # Per bank write bursts -system.physmem.perBankRdBursts::13 25360 # Per bank write bursts -system.physmem.perBankRdBursts::14 25616 # Per bank write bursts -system.physmem.perBankRdBursts::15 25359 # Per bank write bursts -system.physmem.perBankWrBursts::0 7625 # Per bank write bursts -system.physmem.perBankWrBursts::1 7638 # Per bank write bursts -system.physmem.perBankWrBursts::2 7842 # Per bank write bursts -system.physmem.perBankWrBursts::3 7532 # Per bank write bursts -system.physmem.perBankWrBursts::4 7224 # Per bank write bursts -system.physmem.perBankWrBursts::5 6973 # Per bank write bursts -system.physmem.perBankWrBursts::6 6356 # Per bank write bursts -system.physmem.perBankWrBursts::7 6427 # Per bank write bursts -system.physmem.perBankWrBursts::8 7248 # Per bank write bursts -system.physmem.perBankWrBursts::9 6409 # Per bank write bursts -system.physmem.perBankWrBursts::10 7117 # Per bank write bursts +system.physmem.perBankRdBursts::0 25227 # Per bank write bursts +system.physmem.perBankRdBursts::1 25633 # Per bank write bursts +system.physmem.perBankRdBursts::2 25570 # Per bank write bursts +system.physmem.perBankRdBursts::3 25510 # Per bank write bursts +system.physmem.perBankRdBursts::4 24963 # Per bank write bursts +system.physmem.perBankRdBursts::5 24975 # Per bank write bursts +system.physmem.perBankRdBursts::6 24200 # Per bank write bursts +system.physmem.perBankRdBursts::7 24494 # Per bank write bursts +system.physmem.perBankRdBursts::8 25179 # Per bank write bursts +system.physmem.perBankRdBursts::9 24767 # Per bank write bursts +system.physmem.perBankRdBursts::10 25265 # Per bank write bursts +system.physmem.perBankRdBursts::11 24877 # Per bank write bursts +system.physmem.perBankRdBursts::12 24504 # Per bank write bursts +system.physmem.perBankRdBursts::13 25368 # Per bank write bursts +system.physmem.perBankRdBursts::14 25615 # Per bank write bursts +system.physmem.perBankRdBursts::15 25347 # Per bank write bursts +system.physmem.perBankWrBursts::0 7623 # Per bank write bursts +system.physmem.perBankWrBursts::1 7643 # Per bank write bursts +system.physmem.perBankWrBursts::2 7871 # Per bank write bursts +system.physmem.perBankWrBursts::3 7543 # Per bank write bursts +system.physmem.perBankWrBursts::4 7113 # Per bank write bursts +system.physmem.perBankWrBursts::5 6990 # Per bank write bursts +system.physmem.perBankWrBursts::6 6317 # Per bank write bursts +system.physmem.perBankWrBursts::7 6320 # Per bank write bursts +system.physmem.perBankWrBursts::8 7316 # Per bank write bursts +system.physmem.perBankWrBursts::9 6519 # Per bank write bursts +system.physmem.perBankWrBursts::10 7114 # Per bank write bursts system.physmem.perBankWrBursts::11 6905 # Per bank write bursts -system.physmem.perBankWrBursts::12 7093 # Per bank write bursts -system.physmem.perBankWrBursts::13 7822 # Per bank write bursts -system.physmem.perBankWrBursts::14 7863 # Per bank write bursts -system.physmem.perBankWrBursts::15 7687 # Per bank write bursts +system.physmem.perBankWrBursts::12 7090 # Per bank write bursts +system.physmem.perBankWrBursts::13 7827 # Per bank write bursts +system.physmem.perBankWrBursts::14 7864 # Per bank write bursts +system.physmem.perBankWrBursts::15 7686 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 8 # Number of times write queue was full causing retry -system.physmem.totGap 1941264122500 # Total gap between requests +system.physmem.numWrRetry 12 # Number of times write queue was full causing retry +system.physmem.totGap 1922403535500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 401598 # Read request sizes (log2) +system.physmem.readPktSize::6 401596 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 115793 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 401467 # What read queue length does an incoming req see +system.physmem.writePktSize::6 115758 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 401480 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see @@ -149,179 +149,197 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1807 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3254 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 7109 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1798 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3043 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5632 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 5708 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6721 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5891 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5694 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6225 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 6741 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 6246 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 8116 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 8397 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7082 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7394 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 6721 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 6957 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5411 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 229 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 197 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 172 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 104 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 203 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 108 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 138 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 138 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 151 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 175 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 221 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6464 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6441 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7460 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 8593 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6948 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7656 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 8317 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7511 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6845 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6031 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5597 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5475 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5364 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 218 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 145 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 101 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 160 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 132 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 168 # What write queue length does an incoming req see system.physmem.wrQLenPdf::45 154 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 216 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 262 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 184 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 260 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 158 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 147 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 179 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 121 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 115 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 111 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 91 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 111 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 97 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 96 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 58 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 30 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 30 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 64912 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 509.974858 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 310.437414 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 406.111966 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 15297 23.57% 23.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 11509 17.73% 41.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 4968 7.65% 48.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3096 4.77% 53.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2466 3.80% 57.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 4203 6.47% 63.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1427 2.20% 66.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 2060 3.17% 69.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 19886 30.64% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 64912 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5094 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 78.810561 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 2956.623385 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 5091 99.94% 99.94% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::46 133 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 149 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 161 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 193 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 133 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 100 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 131 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 139 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 63 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 71 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 69 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 84 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 69 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 49 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 44 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 22 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 29 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 63567 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 520.758255 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 315.623593 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 415.134860 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 14658 23.06% 23.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11541 18.16% 41.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4861 7.65% 48.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3298 5.19% 54.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2285 3.59% 57.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1919 3.02% 60.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1565 2.46% 63.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1066 1.68% 64.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 22374 35.20% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 63567 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5112 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 78.539124 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2951.473216 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 5109 99.94% 99.94% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::40960-49151 1 0.02% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::57344-65535 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::196608-204799 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5094 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5094 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 22.724971 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 19.335038 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 21.028996 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-23 4499 88.32% 88.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-31 29 0.57% 88.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-39 21 0.41% 89.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-47 41 0.80% 90.11% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-55 209 4.10% 94.21% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-63 11 0.22% 94.42% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-71 11 0.22% 94.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-79 30 0.59% 95.23% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-87 184 3.61% 98.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::88-95 6 0.12% 98.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-103 5 0.10% 99.06% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::104-111 4 0.08% 99.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::120-127 1 0.02% 99.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-135 8 0.16% 99.31% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::136-143 5 0.10% 99.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::144-151 1 0.02% 99.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::160-167 4 0.08% 99.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::168-175 6 0.12% 99.63% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::176-183 5 0.10% 99.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::184-191 1 0.02% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::192-199 2 0.04% 99.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::208-215 6 0.12% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::240-247 1 0.02% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::256-263 4 0.08% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5094 # Writes before turning the bus around for reads -system.physmem.totQLat 2720435750 # Total ticks spent queuing -system.physmem.totMemAccLat 10248204500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2007405000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6776.00 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 5112 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5112 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 22.641041 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 19.167929 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 21.759533 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 4475 87.54% 87.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 34 0.67% 88.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 11 0.22% 88.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 14 0.27% 88.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 223 4.36% 93.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 16 0.31% 93.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 14 0.27% 93.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 12 0.23% 93.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 3 0.06% 93.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 7 0.14% 94.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 5 0.10% 94.17% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 2 0.04% 94.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 12 0.23% 94.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 2 0.04% 94.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-75 3 0.06% 94.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 1 0.02% 94.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 33 0.65% 95.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::84-87 3 0.06% 95.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-91 18 0.35% 95.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::92-95 1 0.02% 95.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 174 3.40% 99.04% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::100-103 4 0.08% 99.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-107 1 0.02% 99.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-115 4 0.08% 99.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::116-119 2 0.04% 99.26% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::124-127 2 0.04% 99.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 2 0.04% 99.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::136-139 1 0.02% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::140-143 1 0.02% 99.37% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::148-151 1 0.02% 99.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::152-155 1 0.02% 99.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::156-159 1 0.02% 99.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::160-163 4 0.08% 99.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::164-167 1 0.02% 99.53% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::172-175 9 0.18% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::176-179 2 0.04% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::180-183 2 0.04% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::188-191 3 0.06% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::196-199 1 0.02% 99.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::208-211 1 0.02% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::224-227 5 0.10% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::248-251 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5112 # Writes before turning the bus around for reads +system.physmem.totQLat 2082530750 # Total ticks spent queuing +system.physmem.totMemAccLat 9610543250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2007470000 # Total ticks spent in databus transfers +system.physmem.avgQLat 5186.95 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25526.00 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 13.24 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 3.82 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 13.24 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 3.82 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 23936.95 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 13.37 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 3.85 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 13.37 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 3.85 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.13 # Data bus utilization in percentage system.physmem.busUtilRead 0.10 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 22.10 # Average write queue length when enqueuing -system.physmem.readRowHits 358846 # Number of row buffer hits during reads -system.physmem.writeRowHits 93484 # Number of row buffer hits during writes -system.physmem.readRowHitRate 89.38 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 80.73 # Row buffer hit rate for writes -system.physmem.avgGap 3752025.30 # Average gap between requests -system.physmem.pageHitRate 87.44 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 240264360 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 131096625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1565912400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 373358160 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 126794687760 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 71567881875 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 1101986685750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 1302659886930 # Total energy per rank (pJ) -system.physmem_0.averagePower 671.032849 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 1832974732500 # Time in different power states -system.physmem_0.memoryStateTime::REF 64823460000 # Time in different power states +system.physmem.avgWrQLen 24.01 # Average write queue length when enqueuing +system.physmem.readRowHits 359878 # Number of row buffer hits during reads +system.physmem.writeRowHits 93790 # Number of row buffer hits during writes +system.physmem.readRowHitRate 89.63 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.02 # Row buffer hit rate for writes +system.physmem.avgGap 3715837.77 # Average gap between requests +system.physmem.pageHitRate 87.71 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 235297440 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 128386500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1564461600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 372081600 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 125562446880 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 64706229855 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 1096686028500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 1289254932375 # Total energy per rank (pJ) +system.physmem_0.averagePower 670.645215 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 1824198256500 # Time in different power states +system.physmem_0.memoryStateTime::REF 64193480000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 43477703750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 34018076000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 250470360 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 136665375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1565639400 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 376773120 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 126794687760 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 72629135235 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 1101055761750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 1302809133000 # Total energy per rank (pJ) -system.physmem_1.averagePower 671.109730 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1831423337250 # Time in different power states -system.physmem_1.memoryStateTime::REF 64823460000 # Time in different power states +system.physmem_1.actEnergy 245269080 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 133827375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1567191600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 377920080 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 125562446880 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 65408106195 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 1096070355750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 1289365116960 # Total energy per rank (pJ) +system.physmem_1.averagePower 670.702526 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 1823171088500 # Time in different power states +system.physmem_1.memoryStateTime::REF 64193480000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 45029099000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 35045257750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9064642 # DTB read hits -system.cpu.dtb.read_misses 10324 # DTB read misses +system.cpu.dtb.read_hits 9064160 # DTB read hits +system.cpu.dtb.read_misses 10312 # DTB read misses system.cpu.dtb.read_acv 210 # DTB read access violations -system.cpu.dtb.read_accesses 728853 # DTB read accesses -system.cpu.dtb.write_hits 6356200 # DTB write hits -system.cpu.dtb.write_misses 1142 # DTB write misses +system.cpu.dtb.read_accesses 728817 # DTB read accesses +system.cpu.dtb.write_hits 6356116 # DTB write hits +system.cpu.dtb.write_misses 1140 # DTB write misses system.cpu.dtb.write_acv 157 # DTB write access violations -system.cpu.dtb.write_accesses 291931 # DTB write accesses -system.cpu.dtb.data_hits 15420842 # DTB hits -system.cpu.dtb.data_misses 11466 # DTB misses +system.cpu.dtb.write_accesses 291929 # DTB write accesses +system.cpu.dtb.data_hits 15420276 # DTB hits +system.cpu.dtb.data_misses 11452 # DTB misses system.cpu.dtb.data_acv 367 # DTB access violations -system.cpu.dtb.data_accesses 1020784 # DTB accesses -system.cpu.itb.fetch_hits 4975134 # ITB hits -system.cpu.itb.fetch_misses 5010 # ITB misses +system.cpu.dtb.data_accesses 1020746 # DTB accesses +system.cpu.itb.fetch_hits 4973965 # ITB hits +system.cpu.itb.fetch_misses 4997 # ITB misses system.cpu.itb.fetch_acv 184 # ITB acv -system.cpu.itb.fetch_accesses 4980144 # ITB accesses +system.cpu.itb.fetch_accesses 4978962 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -334,43 +352,43 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numPwrStateTransitions 12750 # Number of power state transitions -system.cpu.pwrStateClkGateDist::samples 6375 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::mean 281084850.117804 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::stdev 439246512.061173 # Distribution of time spent in the clock gated state +system.cpu.numPwrStateTransitions 12754 # Number of power state transitions +system.cpu.pwrStateClkGateDist::samples 6377 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::mean 281224726.046887 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::stdev 439034613.415905 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::underflows 1 0.02% 0.02% # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::1000-5e+10 6374 99.98% 100.00% # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::1000-5e+10 6376 99.98% 100.00% # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::max_value 2000000000 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::total 6375 # Distribution of time spent in the clock gated state -system.cpu.pwrStateResidencyTicks::ON 149360076499 # Cumulative time (in ticks) in various power states -system.cpu.pwrStateResidencyTicks::CLK_GATED 1791915919501 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 3882551992 # number of cpu cycles simulated +system.cpu.pwrStateClkGateDist::total 6377 # Distribution of time spent in the clock gated state +system.cpu.pwrStateResidencyTicks::ON 129045330999 # Cumulative time (in ticks) in various power states +system.cpu.pwrStateResidencyTicks::CLK_GATED 1793370078001 # Cumulative time (in ticks) in various power states +system.cpu.numCycles 3844830818 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6375 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 212050 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74912 40.88% 40.88% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6377 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211971 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74899 40.89% 40.89% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 40.96% # number of times we switched to this ipl -system.cpu.kern.ipl_count::22 1935 1.06% 42.01% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 106253 57.99% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 183231 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73545 49.31% 49.31% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::22 1932 1.05% 42.01% # number of times we switched to this ipl +system.cpu.kern.ipl_count::31 106221 57.99% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 183183 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73532 49.31% 49.31% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::22 1935 1.30% 50.69% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73545 49.31% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 149156 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1860509959000 95.84% 95.84% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 94068000 0.00% 95.84% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 770529000 0.04% 95.88% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 79900706000 4.12% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1941275262000 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981752 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::22 1932 1.30% 50.69% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::31 73532 49.31% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 149127 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1857710123500 96.63% 96.63% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 93945500 0.00% 96.64% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 769790000 0.04% 96.68% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 63840816000 3.32% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1922414675000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981749 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.692169 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.814033 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.692255 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.814088 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -406,58 +424,58 @@ system.cpu.kern.callpal::cserve 1 0.00% 0.00% # nu system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::swpctx 4176 2.16% 2.17% # number of callpals executed +system.cpu.kern.callpal::swpctx 4174 2.16% 2.17% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.19% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed -system.cpu.kern.callpal::swpipl 176004 91.22% 93.41% # number of callpals executed -system.cpu.kern.callpal::rdps 6835 3.54% 96.96% # number of callpals executed +system.cpu.kern.callpal::swpipl 175962 91.22% 93.41% # number of callpals executed +system.cpu.kern.callpal::rdps 6833 3.54% 96.96% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed -system.cpu.kern.callpal::rti 5160 2.67% 99.64% # number of callpals executed +system.cpu.kern.callpal::rti 5157 2.67% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 192955 # number of callpals executed -system.cpu.kern.mode_switch::kernel 5908 # number of protection mode switches -system.cpu.kern.mode_switch::user 1739 # number of protection mode switches -system.cpu.kern.mode_switch::idle 2094 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1909 -system.cpu.kern.mode_good::user 1739 -system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.323121 # fraction of useful protection mode switches +system.cpu.kern.callpal::total 192906 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5901 # number of protection mode switches +system.cpu.kern.mode_switch::user 1741 # number of protection mode switches +system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches +system.cpu.kern.mode_good::kernel 1910 +system.cpu.kern.mode_good::user 1741 +system.cpu.kern.mode_good::idle 169 +system.cpu.kern.mode_switch_good::kernel 0.323674 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::idle 0.081184 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.391952 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 48613391500 2.50% 2.50% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 5603093000 0.29% 2.79% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1887058775500 97.21% 100.00% # number of ticks spent at the given mode -system.cpu.kern.swap_context 4177 # number of times the context was actually changed -system.cpu.committedInsts 56182685 # Number of instructions committed -system.cpu.committedOps 56182685 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 52054580 # Number of integer alu accesses -system.cpu.num_fp_alu_accesses 324393 # Number of float alu accesses -system.cpu.num_func_calls 1483390 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 6468674 # number of instructions that are conditional controls -system.cpu.num_int_insts 52054580 # number of integer instructions -system.cpu.num_fp_insts 324393 # number of float instructions -system.cpu.num_int_register_reads 71322431 # number of times the integer registers were read -system.cpu.num_int_register_writes 38520860 # number of times the integer registers were written -system.cpu.num_fp_register_reads 163609 # number of times the floating registers were read -system.cpu.num_fp_register_writes 166486 # number of times the floating registers were written -system.cpu.num_mem_refs 15473452 # number of memory refs -system.cpu.num_load_insts 9101488 # Number of load instructions -system.cpu.num_store_insts 6371964 # Number of store instructions -system.cpu.num_idle_cycles 3583831839.000154 # Number of idle cycles -system.cpu.num_busy_cycles 298720152.999846 # Number of busy cycles -system.cpu.not_idle_fraction 0.076939 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.923061 # Percentage of idle cycles -system.cpu.Branches 8422715 # Number of branches fetched -system.cpu.op_class::No_OpClass 3200634 5.70% 5.70% # Class of executed instruction -system.cpu.op_class::IntAlu 36230987 64.47% 70.17% # Class of executed instruction -system.cpu.op_class::IntMult 61043 0.11% 70.28% # Class of executed instruction +system.cpu.kern.mode_switch_good::idle 0.080630 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::total 0.392278 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 46528757000 2.42% 2.42% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 5244548000 0.27% 2.69% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1870641368000 97.31% 100.00% # number of ticks spent at the given mode +system.cpu.kern.swap_context 4175 # number of times the context was actually changed +system.cpu.committedInsts 56180200 # Number of instructions committed +system.cpu.committedOps 56180200 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 52052716 # Number of integer alu accesses +system.cpu.num_fp_alu_accesses 324259 # Number of float alu accesses +system.cpu.num_func_calls 1483318 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 6468478 # number of instructions that are conditional controls +system.cpu.num_int_insts 52052716 # number of integer instructions +system.cpu.num_fp_insts 324259 # number of float instructions +system.cpu.num_int_register_reads 71320481 # number of times the integer registers were read +system.cpu.num_int_register_writes 38519316 # number of times the integer registers were written +system.cpu.num_fp_register_reads 163543 # number of times the floating registers were read +system.cpu.num_fp_register_writes 166418 # number of times the floating registers were written +system.cpu.num_mem_refs 15472847 # number of memory refs +system.cpu.num_load_insts 9100978 # Number of load instructions +system.cpu.num_store_insts 6371869 # Number of store instructions +system.cpu.num_idle_cycles 3586740156.000134 # Number of idle cycles +system.cpu.num_busy_cycles 258090661.999866 # Number of busy cycles +system.cpu.not_idle_fraction 0.067127 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.932873 # Percentage of idle cycles +system.cpu.Branches 8422318 # Number of branches fetched +system.cpu.op_class::No_OpClass 3200272 5.70% 5.70% # Class of executed instruction +system.cpu.op_class::IntAlu 36230015 64.48% 70.17% # Class of executed instruction +system.cpu.op_class::IntMult 60990 0.11% 70.28% # Class of executed instruction system.cpu.op_class::IntDiv 0 0.00% 70.28% # Class of executed instruction -system.cpu.op_class::FloatAdd 38085 0.07% 70.35% # Class of executed instruction +system.cpu.op_class::FloatAdd 38081 0.07% 70.35% # Class of executed instruction system.cpu.op_class::FloatCmp 0 0.00% 70.35% # Class of executed instruction system.cpu.op_class::FloatCvt 0 0.00% 70.35% # Class of executed instruction system.cpu.op_class::FloatMult 0 0.00% 70.35% # Class of executed instruction @@ -483,483 +501,482 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 70.35% # Cl system.cpu.op_class::SimdFloatMult 0 0.00% 70.35% # Class of executed instruction system.cpu.op_class::SimdFloatMultAcc 0 0.00% 70.35% # Class of executed instruction system.cpu.op_class::SimdFloatSqrt 0 0.00% 70.35% # Class of executed instruction -system.cpu.op_class::MemRead 9328618 16.60% 86.95% # Class of executed instruction -system.cpu.op_class::MemWrite 6378045 11.35% 98.30% # Class of executed instruction -system.cpu.op_class::IprAccess 953470 1.70% 100.00% # Class of executed instruction +system.cpu.op_class::MemRead 9328048 16.60% 86.95% # Class of executed instruction +system.cpu.op_class::MemWrite 6377943 11.35% 98.30% # Class of executed instruction +system.cpu.op_class::IprAccess 953034 1.70% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::total 56194518 # Class of executed instruction -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 1390398 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.973391 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 14048965 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1390910 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 10.100556 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 145150500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.973391 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999948 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999948 # Average percentage of cache occupancy +system.cpu.op_class::total 56192019 # Class of executed instruction +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.cpu.dcache.tags.replacements 1390892 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.977567 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 14047886 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1391404 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 10.096195 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 114940500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.977567 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999956 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999956 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 187 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 256 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 69 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 258 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 63150415 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 63150415 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 7814386 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7814386 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 5852266 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5852266 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 183036 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 183036 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 199260 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 199260 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 13666652 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13666652 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 13666652 # number of overall hits -system.cpu.dcache.overall_hits::total 13666652 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1069356 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1069356 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 304326 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 304326 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 17246 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 17246 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1373682 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1373682 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1373682 # number of overall misses -system.cpu.dcache.overall_misses::total 1373682 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 44772600000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 44772600000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 17635207000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 17635207000 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 232797500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 232797500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 62407807000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 62407807000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 62407807000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 62407807000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 8883742 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 8883742 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6156592 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6156592 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200282 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 200282 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 199260 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 199260 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15040334 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15040334 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15040334 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15040334 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120372 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.120372 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049431 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.049431 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086109 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086109 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.091333 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.091333 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.091333 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.091333 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41868.750912 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 41868.750912 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57948.407300 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 57948.407300 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13498.637365 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13498.637365 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 45431.043720 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 45431.043720 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 45431.043720 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 45431.043720 # average overall miss latency +system.cpu.dcache.tags.tag_accesses 63148569 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 63148569 # Number of data accesses +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.cpu.dcache.ReadReq_hits::cpu.data 7813455 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7813455 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 5852226 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5852226 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 182968 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 182968 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 199220 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 199220 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 13665681 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13665681 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 13665681 # number of overall hits +system.cpu.dcache.overall_hits::total 13665681 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1069828 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1069828 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 304319 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 304319 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 17275 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 17275 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1374147 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1374147 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1374147 # number of overall misses +system.cpu.dcache.overall_misses::total 1374147 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 30980928500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 30980928500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 11763694500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 11763694500 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 230325000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 230325000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 42744623000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 42744623000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 42744623000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 42744623000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 8883283 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 8883283 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6156545 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6156545 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200243 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 200243 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 199220 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 199220 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15039828 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15039828 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15039828 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15039828 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120432 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.120432 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049430 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.049430 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086270 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086270 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.091367 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.091367 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.091367 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.091367 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28958.793843 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 28958.793843 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38655.800328 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 38655.800328 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13332.850941 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13332.850941 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31106.295760 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31106.295760 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31106.295760 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31106.295760 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.writebacks::writebacks 834943 # number of writebacks -system.cpu.dcache.writebacks::total 834943 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1069356 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1069356 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304326 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 304326 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17246 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17246 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1373682 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1373682 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1373682 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1373682 # number of overall MSHR misses +system.cpu.dcache.writebacks::writebacks 835265 # number of writebacks +system.cpu.dcache.writebacks::total 835265 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1069828 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1069828 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304319 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 304319 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17275 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17275 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1374147 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1374147 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1374147 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1374147 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable -system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9653 # number of WriteReq MSHR uncacheable -system.cpu.dcache.WriteReq_mshr_uncacheable::total 9653 # number of WriteReq MSHR uncacheable -system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16583 # number of overall MSHR uncacheable misses -system.cpu.dcache.overall_mshr_uncacheable_misses::total 16583 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 43703244000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 43703244000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 17330881000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 17330881000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 215551500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 215551500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 61034125000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 61034125000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 61034125000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 61034125000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1526980000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1526980000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1526980000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 1526980000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120372 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120372 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049431 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049431 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086109 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086109 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091333 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091333 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091333 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091333 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40868.750912 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40868.750912 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56948.407300 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56948.407300 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12498.637365 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12498.637365 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44431.043720 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 44431.043720 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44431.043720 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 44431.043720 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 220343.434343 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220343.434343 # average ReadReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92081.046855 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92081.046855 # average overall mshr uncacheable latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 928931 # number of replacements -system.cpu.icache.tags.tagsinuse 506.355616 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 55264917 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 929442 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 59.460318 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 58592056500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 506.355616 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.988976 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.988976 # Average percentage of cache occupancy +system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 9650 # number of WriteReq MSHR uncacheable +system.cpu.dcache.WriteReq_mshr_uncacheable::total 9650 # number of WriteReq MSHR uncacheable +system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 16580 # number of overall MSHR uncacheable misses +system.cpu.dcache.overall_mshr_uncacheable_misses::total 16580 # number of overall MSHR uncacheable misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 29911100500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 29911100500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11459375500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11459375500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 213050000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 213050000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 41370476000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 41370476000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 41370476000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 41370476000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1533911000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1533911000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 1533911000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 1533911000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120432 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120432 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049430 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049430 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086270 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086270 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091367 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091367 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091367 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091367 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27958.793843 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27958.793843 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37655.800328 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37655.800328 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12332.850941 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12332.850941 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30106.295760 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 30106.295760 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30106.295760 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 30106.295760 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221343.578644 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221343.578644 # average ReadReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92515.741858 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92515.741858 # average overall mshr uncacheable latency +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.cpu.icache.tags.replacements 928034 # number of replacements +system.cpu.icache.tags.tagsinuse 508.064469 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 55263315 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 928545 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 59.516033 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 42160205500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 508.064469 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.992313 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.992313 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 438 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 9 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 57124121 # Number of tag accesses -system.cpu.icache.tags.data_accesses 57124121 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 55264917 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 55264917 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 55264917 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 55264917 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 55264917 # number of overall hits -system.cpu.icache.overall_hits::total 55264917 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 929602 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 929602 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 929602 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 929602 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 929602 # number of overall misses -system.cpu.icache.overall_misses::total 929602 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 13686093000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 13686093000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 13686093000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 13686093000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 13686093000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 13686093000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 56194519 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 56194519 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 56194519 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 56194519 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 56194519 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 56194519 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016543 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.016543 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.016543 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.016543 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.016543 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.016543 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14722.529642 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 14722.529642 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 14722.529642 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 14722.529642 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 14722.529642 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 14722.529642 # average overall miss latency +system.cpu.icache.tags.tag_accesses 57120725 # Number of tag accesses +system.cpu.icache.tags.data_accesses 57120725 # Number of data accesses +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_hits::cpu.inst 55263315 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 55263315 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 55263315 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 55263315 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 55263315 # number of overall hits +system.cpu.icache.overall_hits::total 55263315 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 928705 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 928705 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 928705 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 928705 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 928705 # number of overall misses +system.cpu.icache.overall_misses::total 928705 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 13023819500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 13023819500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 13023819500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 13023819500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 13023819500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 13023819500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 56192020 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 56192020 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 56192020 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 56192020 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 56192020 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 56192020 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016527 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.016527 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.016527 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.016527 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.016527 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.016527 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14023.634523 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 14023.634523 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 14023.634523 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 14023.634523 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 14023.634523 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 14023.634523 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 928931 # number of writebacks -system.cpu.icache.writebacks::total 928931 # number of writebacks -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 929602 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 929602 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 929602 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 929602 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 929602 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 929602 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12756491000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 12756491000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12756491000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 12756491000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12756491000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 12756491000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016543 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016543 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016543 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.016543 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016543 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.016543 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13722.529642 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13722.529642 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13722.529642 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 13722.529642 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13722.529642 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 13722.529642 # average overall mshr miss latency -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 336393 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65234.359958 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3930396 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 401556 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 9.787915 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 10619817000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 55072.820449 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 4686.121272 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 5475.418237 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.840345 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.071505 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.083548 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.995397 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 178 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 722 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5220 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 3221 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55822 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 37812907 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 37812907 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackDirty_hits::writebacks 834943 # number of WritebackDirty hits -system.cpu.l2cache.WritebackDirty_hits::total 834943 # number of WritebackDirty hits -system.cpu.l2cache.WritebackClean_hits::writebacks 928709 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 928709 # number of WritebackClean hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 187489 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187489 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 916382 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 916382 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 814631 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 814631 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 916382 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1002120 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1918502 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 916382 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1002120 # number of overall hits -system.cpu.l2cache.overall_hits::total 1918502 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 13 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 13 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 116820 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 116820 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 13200 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 13200 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 271971 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 271971 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 13200 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 388791 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 401991 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 13200 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 388791 # number of overall misses -system.cpu.l2cache.overall_misses::total 401991 # number of overall misses -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 315000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 315000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 14901397500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 14901397500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1726772000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 1726772000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 33721234500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 33721234500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1726772000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 48622632000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 50349404000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1726772000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 48622632000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 50349404000 # number of overall miss cycles -system.cpu.l2cache.WritebackDirty_accesses::writebacks 834943 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackDirty_accesses::total 834943 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::writebacks 928709 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 928709 # number of WritebackClean accesses(hits+misses) +system.cpu.icache.writebacks::writebacks 928034 # number of writebacks +system.cpu.icache.writebacks::total 928034 # number of writebacks +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 928705 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 928705 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 928705 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 928705 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 928705 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 928705 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12095114500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12095114500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12095114500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12095114500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12095114500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12095114500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016527 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016527 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016527 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.016527 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016527 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.016527 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13023.634523 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13023.634523 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13023.634523 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 13023.634523 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13023.634523 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 13023.634523 # average overall mshr miss latency +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.tags.replacements 336391 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65395.484463 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 4235202 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 401913 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 10.537609 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 7260348000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 235.775942 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 4738.507265 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 60421.201256 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.003598 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.072304 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.921954 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.997856 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65522 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 518 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 384 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4753 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 59867 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999786 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 37502484 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 37502484 # Number of data accesses +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.WritebackDirty_hits::writebacks 835265 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 835265 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 927811 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 927811 # number of WritebackClean hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 12 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 12 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 187491 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187491 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 915488 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 915488 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 815128 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 815128 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 915488 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1002619 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1918107 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 915488 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1002619 # number of overall hits +system.cpu.l2cache.overall_hits::total 1918107 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 5 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 5 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 116811 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 116811 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 13197 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 13197 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 271975 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 271975 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 13197 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 388786 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 401983 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 13197 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 388786 # number of overall misses +system.cpu.l2cache.overall_misses::total 401983 # number of overall misses +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 246500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 246500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9030572500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9030572500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 1076146500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 1076146500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 19920583000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 19920583000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1076146500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 28951155500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 30027302000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1076146500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 28951155500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 30027302000 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 835265 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 835265 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 927811 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 927811 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 17 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 17 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 304309 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 304309 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 929582 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 929582 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1086602 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 1086602 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 929582 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1390911 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2320493 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 929582 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1390911 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2320493 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.764706 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.764706 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383886 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383886 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.014200 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.014200 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.250295 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.250295 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014200 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.279523 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.173235 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014200 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.279523 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.173235 # miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24230.769231 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 24230.769231 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 127558.615819 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 127558.615819 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 130816.060606 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 130816.060606 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 123988.346184 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 123988.346184 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 130816.060606 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 125061.104810 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 125250.077738 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 130816.060606 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 125061.104810 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 125250.077738 # average overall miss latency +system.cpu.l2cache.ReadExReq_accesses::cpu.data 304302 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304302 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 928685 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 928685 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1087103 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 1087103 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 928685 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1391405 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2320090 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 928685 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1391405 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2320090 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.294118 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.294118 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383865 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383865 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.014210 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.014210 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.250183 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.250183 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014210 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.279420 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.173262 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014210 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.279420 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.173262 # miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 49300 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 49300 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77309.264538 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77309.264538 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81544.782905 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81544.782905 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 73244.169501 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 73244.169501 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81544.782905 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74465.529880 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74697.939963 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81544.782905 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74465.529880 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74697.939963 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.writebacks::writebacks 74281 # number of writebacks -system.cpu.l2cache.writebacks::total 74281 # number of writebacks -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 13 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 13 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116820 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 116820 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 13200 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 13200 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 271971 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 271971 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 13200 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 388791 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 401991 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 13200 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 388791 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 401991 # number of overall MSHR misses +system.cpu.l2cache.writebacks::writebacks 74246 # number of writebacks +system.cpu.l2cache.writebacks::total 74246 # number of writebacks +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 5 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 5 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116811 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 116811 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 13197 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 13197 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 271975 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 271975 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 13197 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 388786 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 401983 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 13197 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 388786 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 401983 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 6930 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 6930 # number of ReadReq MSHR uncacheable -system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9653 # number of WriteReq MSHR uncacheable -system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9653 # number of WriteReq MSHR uncacheable -system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16583 # number of overall MSHR uncacheable misses -system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16583 # number of overall MSHR uncacheable misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 893500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 893500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13733197500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13733197500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 1594772000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 1594772000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 31001524500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 31001524500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1594772000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 44734722000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 46329494000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1594772000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 44734722000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 46329494000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1440324000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1440324000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1440324000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1440324000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.764706 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.764706 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383886 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383886 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.014200 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.014200 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.250295 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.250295 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014200 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.279523 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.173235 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014200 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.279523 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.173235 # mshr miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 68730.769231 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 68730.769231 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 117558.615819 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 117558.615819 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 120816.060606 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 120816.060606 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 113988.346184 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 113988.346184 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 120816.060606 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 115061.104810 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 115250.077738 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 120816.060606 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 115061.104810 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 115250.077738 # average overall mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 207838.961039 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 207838.961039 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 86855.454381 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 86855.454381 # average overall mshr uncacheable latency -system.cpu.toL2Bus.snoop_filter.tot_requests 4639859 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 2319495 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1502 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 1136 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1136 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 9650 # number of WriteReq MSHR uncacheable +system.cpu.l2cache.WriteReq_mshr_uncacheable::total 9650 # number of WriteReq MSHR uncacheable +system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 16580 # number of overall MSHR uncacheable misses +system.cpu.l2cache.overall_mshr_uncacheable_misses::total 16580 # number of overall MSHR uncacheable misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 196500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 196500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7862462500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7862462500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 944176500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 944176500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 17200833000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 17200833000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 944176500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 25063295500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 26007472000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 944176500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 25063295500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 26007472000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1447255500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1447255500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 1447255500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 1447255500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.294118 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.294118 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383865 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383865 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.014210 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.014210 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.250183 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.250183 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014210 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.279420 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.173262 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014210 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.279420 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.173262 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 39300 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 39300 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67309.264538 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67309.264538 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71544.782905 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71544.782905 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 63244.169501 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63244.169501 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71544.782905 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64465.529880 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64697.939963 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71544.782905 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64465.529880 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64697.939963 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 208839.177489 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 208839.177489 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 87289.234017 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 87289.234017 # average overall mshr uncacheable latency +system.cpu.toL2Bus.snoop_filter.tot_requests 4639053 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2319092 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1505 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 884 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 884 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.cpu.toL2Bus.trans_dist::ReadReq 6930 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2023291 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 9653 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 9653 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackDirty 950744 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 928931 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 817740 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2022895 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 9650 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 9650 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 909511 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 928034 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 817772 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeReq 17 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeResp 17 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 304309 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 304309 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 929602 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1086775 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateReq 41552 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2788115 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4205577 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 6993692 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 118944832 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142509292 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 261454124 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 419988 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 7422592 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 2756924 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.001015 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.031847 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadExReq 304302 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 304302 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 928705 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 1087263 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateReq 219 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2785424 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4207053 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 6992477 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 118830016 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142561492 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 261391508 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 336947 # Total snoops (count) +system.cpu.toL2Bus.snoopTraffic 4763072 # Total snoop traffic (bytes) +system.cpu.toL2Bus.snoop_fanout::samples 2673477 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000954 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.030869 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 2754125 99.90% 99.90% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 2799 0.10% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 2670927 99.90% 99.90% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 2550 0.10% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 2756924 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 4096921500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 2673477 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 4095940500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) system.cpu.toL2Bus.snoopLayer0.occupancy 293383 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1394403000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1393057500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2098131500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2098871000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -973,12 +990,12 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.iobus.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.iobus.trans_dist::ReadReq 7103 # Transaction distribution system.iobus.trans_dist::ReadResp 7103 # Transaction distribution -system.iobus.trans_dist::WriteReq 51205 # Transaction distribution -system.iobus.trans_dist::WriteResp 51205 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5162 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::WriteReq 51202 # Transaction distribution +system.iobus.trans_dist::WriteResp 51202 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5156 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 1006 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio 10 # Packet count per connected master and slave (bytes) @@ -987,11 +1004,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio 1812 system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio 1904 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio 6672 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio 102 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 33166 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 33160 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 116616 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20648 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count::total 116610 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio 20624 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio 2717 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) @@ -1000,13 +1017,13 @@ system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 44588 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 44564 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 2706196 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 5341000 # Layer occupancy (ticks) +system.iobus.pkt_size::total 2706172 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 5337500 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 759000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 758500 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 9500 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) @@ -1014,36 +1031,36 @@ system.iobus.reqLayer6.occupancy 10000 # La system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer22.occupancy 174000 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 15817500 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 15814000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer24.occupancy 1891500 # Layer occupancy (ticks) system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 6038000 # Layer occupancy (ticks) +system.iobus.reqLayer25.occupancy 6041500 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer26.occupancy 82500 # Layer occupancy (ticks) +system.iobus.reqLayer26.occupancy 82000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 215662167 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 216133054 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 23513000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 23510000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) system.iobus.respLayer1.occupancy 41946000 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.tagsinuse 1.339384 # Cycle average of tags in use +system.iocache.tags.tagsinuse 1.342865 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 1774106669000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::tsunami.ide 1.339384 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.083712 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.083712 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 1756469369000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.342865 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.083929 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.083929 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 375525 # Number of tag accesses system.iocache.tags.data_accesses 375525 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.iocache.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteLineReq_misses::tsunami.ide 41552 # number of WriteLineReq misses @@ -1052,14 +1069,14 @@ system.iocache.demand_misses::tsunami.ide 41725 # n system.iocache.demand_misses::total 41725 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21742883 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21742883 # number of ReadReq miss cycles -system.iocache.WriteLineReq_miss_latency::tsunami.ide 5244723284 # number of WriteLineReq miss cycles -system.iocache.WriteLineReq_miss_latency::total 5244723284 # number of WriteLineReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 5266466167 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 5266466167 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 5266466167 # number of overall miss cycles -system.iocache.overall_miss_latency::total 5266466167 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 21758883 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21758883 # number of ReadReq miss cycles +system.iocache.WriteLineReq_miss_latency::tsunami.ide 4857806171 # number of WriteLineReq miss cycles +system.iocache.WriteLineReq_miss_latency::total 4857806171 # number of WriteLineReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4879565054 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4879565054 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4879565054 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4879565054 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::tsunami.ide 41552 # number of WriteLineReq accesses(hits+misses) @@ -1076,19 +1093,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125681.404624 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 125681.404624 # average ReadReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 126220.718233 # average WriteLineReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::total 126220.718233 # average WriteLineReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 126218.482133 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 126218.482133 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 126218.482133 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 126218.482133 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 29 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125773.890173 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 125773.890173 # average ReadReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116909.081897 # average WriteLineReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::total 116909.081897 # average WriteLineReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 116945.837124 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 116945.837124 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 116945.837124 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 116945.837124 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 2 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 14.500000 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 41512 # number of writebacks system.iocache.writebacks::total 41512 # number of writebacks @@ -1100,14 +1117,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41725 system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13092883 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 13092883 # number of ReadReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 3165324984 # number of WriteLineReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::total 3165324984 # number of WriteLineReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 3178417867 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 3178417867 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 3178417867 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 3178417867 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 13108883 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 13108883 # number of ReadReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide 2777800981 # number of WriteLineReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::total 2777800981 # number of WriteLineReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 2790909864 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 2790909864 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 2790909864 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 2790909864 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteLineReq accesses @@ -1116,65 +1133,71 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75681.404624 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 75681.404624 # average ReadReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 76177.439931 # average WriteLineReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76177.439931 # average WriteLineReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76175.383271 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 76175.383271 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76175.383271 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 76175.383271 # average overall mshr miss latency -system.membus.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75773.890173 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 75773.890173 # average ReadReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66851.198041 # average WriteLineReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66851.198041 # average WriteLineReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66888.193265 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 66888.193265 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66888.193265 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 66888.193265 # average overall mshr miss latency +system.membus.snoop_filter.tot_requests 821076 # Total number of requests made to the snoop filter. +system.membus.snoop_filter.hit_single_requests 378187 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_requests 407 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. +system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.membus.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 6930 # Transaction distribution -system.membus.trans_dist::ReadResp 292274 # Transaction distribution -system.membus.trans_dist::WriteReq 9653 # Transaction distribution -system.membus.trans_dist::WriteResp 9653 # Transaction distribution -system.membus.trans_dist::WritebackDirty 115793 # Transaction distribution -system.membus.trans_dist::CleanEvict 261560 # Transaction distribution -system.membus.trans_dist::UpgradeReq 150 # Transaction distribution +system.membus.trans_dist::ReadResp 292275 # Transaction distribution +system.membus.trans_dist::WriteReq 9650 # Transaction distribution +system.membus.trans_dist::WriteResp 9650 # Transaction distribution +system.membus.trans_dist::WritebackDirty 115758 # Transaction distribution +system.membus.trans_dist::CleanEvict 261593 # Transaction distribution +system.membus.trans_dist::UpgradeReq 136 # Transaction distribution system.membus.trans_dist::UpgradeResp 2 # Transaction distribution -system.membus.trans_dist::ReadExReq 116683 # Transaction distribution -system.membus.trans_dist::ReadExResp 116683 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 285344 # Transaction distribution +system.membus.trans_dist::ReadExReq 116680 # Transaction distribution +system.membus.trans_dist::ReadExResp 116680 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 285345 # Transaction distribution system.membus.trans_dist::InvalidateReq 41552 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33166 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1139255 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1172421 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33160 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1139235 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1172395 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83425 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 83425 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1255846 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44588 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30455296 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30499884 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 1255820 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44564 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30452928 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 30497492 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2657728 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 2657728 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 33157612 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 33155220 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 431 # Total snoops (count) system.membus.snoopTraffic 27456 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 837673 # Request fanout histogram -system.membus.snoop_fanout::mean 1 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram +system.membus.snoop_fanout::samples 460293 # Request fanout histogram +system.membus.snoop_fanout::mean 0.001416 # Request fanout histogram +system.membus.snoop_fanout::stdev 0.037610 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 837673 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 459641 99.86% 99.86% # Request fanout histogram +system.membus.snoop_fanout::1 652 0.14% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 1 # Request fanout histogram +system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 837673 # Request fanout histogram -system.membus.reqLayer0.occupancy 30123000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 460293 # Request fanout histogram +system.membus.reqLayer0.occupancy 30118500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1287200717 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 1286935040 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 2143013000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2142767250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) system.membus.respLayer2.occupancy 887117 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1206,28 +1229,28 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states -system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1941275996000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states +system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 1922415409000 # Cumulative time (in ticks) in various power states ---------- End Simulation Statistics ---------- |