stats: Update stats to reflect cache and interconnect changes

This is a bulk update of stats to match the changes to cache timing,
interconnect timing, and a few minor changes to the o3 CPU.

1 files changed, 204 insertions, 206 deletions

diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
index fb9bec115..20c993e31 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
@@ -1,56 +1,56 @@
 
 ---------- Begin Simulation Statistics ----------
 sim_seconds                                  2.783867                       # Number of seconds simulated
-sim_ticks                                2783867165000                       # Number of ticks simulated
-final_tick                               2783867165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks                                2783867052000                       # Number of ticks simulated
+final_tick                               2783867052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1374338                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1673035                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            26797569978                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 615488                       # Number of bytes of host memory used
-host_seconds                                   103.89                       # Real time elapsed on the host
-sim_insts                                   142773109                       # Number of instructions simulated
-sim_ops                                     173803334                       # Number of ops (including micro ops) simulated
+host_inst_rate                                1378466                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1678062                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            26878113924                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 614624                       # Number of bytes of host memory used
+host_seconds                                   103.57                       # Real time elapsed on the host
+sim_insts                                   142772879                       # Number of instructions simulated
+sim_ops                                     173803124                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu.dtb.walker          448                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu.itb.walker          128                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.inst           1210852                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst           1210788                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu.data          10328292                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             11540680                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst      1210852                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1210852                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8837632                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             11540616                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst      1210788                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1210788                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8837568                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu.data          17524                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8855156                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           8855092                       # Number of bytes written to this memory
 system.physmem.num_reads::cpu.dtb.walker            7                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu.itb.walker            2                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.inst              27373                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst              27372                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu.data             161899                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                189296                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          138088                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                189295                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          138087                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu.data              4381                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               142469                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               142468                       # Number of write requests responded to by this memory
 system.physmem.bw_read::cpu.dtb.walker            161                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu.itb.walker             46                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.inst               434953                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst               434930                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu.data              3710052                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::realview.ide              345                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 4145557                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          434953                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             434953                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3174588                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 4145534                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst          434930                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             434930                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3174565                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu.data                6295                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3180883                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3174588                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3180860                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3174565                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu.dtb.walker           161                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu.itb.walker            46                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              434953                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst              434930                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu.data             3716347                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::realview.ide             345                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7326440                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                7326394                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bytes_read::cpu.inst           20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_inst_read::cpu.inst           20                       # Number of instructions bytes read from this memory
@@ -119,9 +119,9 @@ system.cpu.dtb.walker.walkRequestOrigin_Completed::total         7865
 system.cpu.dtb.walker.walkRequestOrigin::total        17894                       # Table walker requests started/completed, data/inst
 system.cpu.dtb.inst_hits                            0                       # ITB inst hits
 system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                     31526301                       # DTB read hits
+system.cpu.dtb.read_hits                     31526223                       # DTB read hits
 system.cpu.dtb.read_misses                       8581                       # DTB read misses
-system.cpu.dtb.write_hits                    23124463                       # DTB write hits
+system.cpu.dtb.write_hits                    23124452                       # DTB write hits
 system.cpu.dtb.write_misses                      1448                       # DTB write misses
 system.cpu.dtb.flush_tlb                           64                       # Number of times complete TLB was flushed
 system.cpu.dtb.flush_tlb_mva                      917                       # Number of times TLB was flushed by MVA
@@ -132,12 +132,12 @@ system.cpu.dtb.align_faults                         0                       # Nu
 system.cpu.dtb.prefetch_faults                   1613                       # Number of TLB faults due to prefetch
 system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
 system.cpu.dtb.perms_faults                       445                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                 31534882                       # DTB read accesses
-system.cpu.dtb.write_accesses                23125911                       # DTB write accesses
+system.cpu.dtb.read_accesses                 31534804                       # DTB read accesses
+system.cpu.dtb.write_accesses                23125900                       # DTB write accesses
 system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                          54650764                       # DTB hits
+system.cpu.dtb.hits                          54650675                       # DTB hits
 system.cpu.dtb.misses                           10029                       # DTB misses
-system.cpu.dtb.accesses                      54660793                       # DTB accesses
+system.cpu.dtb.accesses                      54660704                       # DTB accesses
 system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -185,7 +185,7 @@ system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0
 system.cpu.itb.walker.walkRequestOrigin_Completed::Inst         3107                       # Table walker requests started/completed, data/inst
 system.cpu.itb.walker.walkRequestOrigin_Completed::total         3107                       # Table walker requests started/completed, data/inst
 system.cpu.itb.walker.walkRequestOrigin::total         7869                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                    147039592                       # ITB inst hits
+system.cpu.itb.inst_hits                    147039346                       # ITB inst hits
 system.cpu.itb.inst_misses                       4762                       # ITB inst misses
 system.cpu.itb.read_hits                            0                       # DTB read hits
 system.cpu.itb.read_misses                          0                       # DTB read misses
@@ -202,37 +202,37 @@ system.cpu.itb.domain_faults                        0                       # Nu
 system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
 system.cpu.itb.read_accesses                        0                       # DTB read accesses
 system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                147044354                       # ITB inst accesses
-system.cpu.itb.hits                         147039592                       # DTB hits
+system.cpu.itb.inst_accesses                147044108                       # ITB inst accesses
+system.cpu.itb.hits                         147039346                       # DTB hits
 system.cpu.itb.misses                            4762                       # DTB misses
-system.cpu.itb.accesses                     147044354                       # DTB accesses
-system.cpu.numCycles                       5567737414                       # number of cpu cycles simulated
+system.cpu.itb.accesses                     147044108                       # DTB accesses
+system.cpu.numCycles                       5567737188                       # number of cpu cycles simulated
 system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
 system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   142773109                       # Number of instructions committed
-system.cpu.committedOps                     173803334                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             153162826                       # Number of integer alu accesses
+system.cpu.committedInsts                   142772879                       # Number of instructions committed
+system.cpu.committedOps                     173803124                       # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses             153162683                       # Number of integer alu accesses
 system.cpu.num_fp_alu_accesses                  11484                       # Number of float alu accesses
-system.cpu.num_func_calls                    16873879                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     18730390                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    153162826                       # number of integer instructions
+system.cpu.num_func_calls                    16873899                       # number of times a function call or return occured
+system.cpu.num_conditional_control_insts     18730330                       # number of instructions that are conditional controls
+system.cpu.num_int_insts                    153162683                       # number of integer instructions
 system.cpu.num_fp_insts                         11484                       # number of float instructions
-system.cpu.num_int_register_reads           285060124                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          107179564                       # number of times the integer registers were written
+system.cpu.num_int_register_reads           285059803                       # number of times the integer registers were read
+system.cpu.num_int_register_writes          107179480                       # number of times the integer registers were written
 system.cpu.num_fp_register_reads                 8772                       # number of times the floating registers were read
 system.cpu.num_fp_register_writes                2716                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            530854681                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            62364458                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      55939365                       # number of memory refs
-system.cpu.num_load_insts                    31855962                       # Number of load instructions
-system.cpu.num_store_insts                   24083403                       # Number of store instructions
-system.cpu.num_idle_cycles               5389653746.932553                       # Number of idle cycles
-system.cpu.num_busy_cycles               178083667.067447                       # Number of busy cycles
+system.cpu.num_cc_register_reads            530854003                       # number of times the CC registers were read
+system.cpu.num_cc_register_writes            62364299                       # number of times the CC registers were written
+system.cpu.num_mem_refs                      55939276                       # number of memory refs
+system.cpu.num_load_insts                    31855884                       # Number of load instructions
+system.cpu.num_store_insts                   24083392                       # Number of store instructions
+system.cpu.num_idle_cycles               5389653746.932674                       # Number of idle cycles
+system.cpu.num_busy_cycles               178083441.067325                       # Number of busy cycles
 system.cpu.not_idle_fraction                 0.031985                       # Percentage of non-idle cycles
 system.cpu.idle_fraction                     0.968015                       # Percentage of idle cycles
-system.cpu.Branches                          36397028                       # Number of branches fetched
+system.cpu.Branches                          36396981                       # Number of branches fetched
 system.cpu.op_class::No_OpClass                  2337      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 121152975     68.36%     68.36% # Class of executed instruction
+system.cpu.op_class::IntAlu                 121152838     68.36%     68.36% # Class of executed instruction
 system.cpu.op_class::IntMult                   116892      0.07%     68.43% # Class of executed instruction
 system.cpu.op_class::IntDiv                         0      0.00%     68.43% # Class of executed instruction
 system.cpu.op_class::FloatAdd                       0      0.00%     68.43% # Class of executed instruction
@@ -261,18 +261,18 @@ system.cpu.op_class::SimdFloatMisc               8569      0.00%     68.44% # Cl
 system.cpu.op_class::SimdFloatMult                  0      0.00%     68.44% # Class of executed instruction
 system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.44% # Class of executed instruction
 system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.44% # Class of executed instruction
-system.cpu.op_class::MemRead                 31855962     17.98%     86.41% # Class of executed instruction
-system.cpu.op_class::MemWrite                24083403     13.59%    100.00% # Class of executed instruction
+system.cpu.op_class::MemRead                 31855884     17.98%     86.41% # Class of executed instruction
+system.cpu.op_class::MemWrite                24083392     13.59%    100.00% # Class of executed instruction
 system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
 system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  177220138                       # Class of executed instruction
+system.cpu.op_class::total                  177219912                       # Class of executed instruction
 system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
 system.cpu.kern.inst.quiesce                     3083                       # number of quiesce instructions executed
-system.cpu.dcache.tags.replacements            819403                       # number of replacements
+system.cpu.dcache.tags.replacements            819402                       # number of replacements
 system.cpu.dcache.tags.tagsinuse           511.997174                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            53784550                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            819915                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             65.597714                       # Average number of references to valid blocks.
+system.cpu.dcache.tags.total_refs            53784483                       # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs            819914                       # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs             65.597713                       # Average number of references to valid blocks.
 system.cpu.dcache.tags.warmup_cycle          23053500                       # Cycle when the warmup percentage was hit.
 system.cpu.dcache.tags.occ_blocks::cpu.data   511.997174                       # Average occupied blocks per requestor
 system.cpu.dcache.tags.occ_percent::cpu.data     0.999994                       # Average percentage of cache occupancy
@@ -282,24 +282,24 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::0          286
 system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
 system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
 system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         219237855                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        219237855                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     30129122                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        30129122                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     22340107                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       22340107                       # number of WriteReq hits
+system.cpu.dcache.tags.tag_accesses         219237582                       # Number of tag accesses
+system.cpu.dcache.tags.data_accesses        219237582                       # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data     30129052                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total        30129052                       # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data     22340110                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total       22340110                       # number of WriteReq hits
 system.cpu.dcache.SoftPFReq_hits::cpu.data       395080                       # number of SoftPFReq hits
 system.cpu.dcache.SoftPFReq_hits::total        395080                       # number of SoftPFReq hits
 system.cpu.dcache.LoadLockedReq_hits::cpu.data       457347                       # number of LoadLockedReq hits
 system.cpu.dcache.LoadLockedReq_hits::total       457347                       # number of LoadLockedReq hits
 system.cpu.dcache.StoreCondReq_hits::cpu.data       460136                       # number of StoreCondReq hits
 system.cpu.dcache.StoreCondReq_hits::total       460136                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      52469229                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         52469229                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     52864309                       # number of overall hits
-system.cpu.dcache.overall_hits::total        52864309                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       396277                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        396277                       # number of ReadReq misses
+system.cpu.dcache.demand_hits::cpu.data      52469162                       # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total         52469162                       # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data     52864242                       # number of overall hits
+system.cpu.dcache.overall_hits::total        52864242                       # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data       396276                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total        396276                       # number of ReadReq misses
 system.cpu.dcache.WriteReq_misses::cpu.data       301678                       # number of WriteReq misses
 system.cpu.dcache.WriteReq_misses::total       301678                       # number of WriteReq misses
 system.cpu.dcache.SoftPFReq_misses::cpu.data       116120                       # number of SoftPFReq misses
@@ -308,24 +308,24 @@ system.cpu.dcache.LoadLockedReq_misses::cpu.data         8612
 system.cpu.dcache.LoadLockedReq_misses::total         8612                       # number of LoadLockedReq misses
 system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
 system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
-system.cpu.dcache.demand_misses::cpu.data       697955                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         697955                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       814075                       # number of overall misses
-system.cpu.dcache.overall_misses::total        814075                       # number of overall misses
-system.cpu.dcache.ReadReq_accesses::cpu.data     30525399                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     30525399                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     22641785                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     22641785                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.demand_misses::cpu.data       697954                       # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total         697954                       # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data       814074                       # number of overall misses
+system.cpu.dcache.overall_misses::total        814074                       # number of overall misses
+system.cpu.dcache.ReadReq_accesses::cpu.data     30525328                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total     30525328                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::cpu.data     22641788                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total     22641788                       # number of WriteReq accesses(hits+misses)
 system.cpu.dcache.SoftPFReq_accesses::cpu.data       511200                       # number of SoftPFReq accesses(hits+misses)
 system.cpu.dcache.SoftPFReq_accesses::total       511200                       # number of SoftPFReq accesses(hits+misses)
 system.cpu.dcache.LoadLockedReq_accesses::cpu.data       465959                       # number of LoadLockedReq accesses(hits+misses)
 system.cpu.dcache.LoadLockedReq_accesses::total       465959                       # number of LoadLockedReq accesses(hits+misses)
 system.cpu.dcache.StoreCondReq_accesses::cpu.data       460138                       # number of StoreCondReq accesses(hits+misses)
 system.cpu.dcache.StoreCondReq_accesses::total       460138                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     53167184                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     53167184                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     53678384                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     53678384                       # number of overall (read+write) accesses
+system.cpu.dcache.demand_accesses::cpu.data     53167116                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total     53167116                       # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data     53678316                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total     53678316                       # number of overall (read+write) accesses
 system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012982                       # miss rate for ReadReq accesses
 system.cpu.dcache.ReadReq_miss_rate::total     0.012982                       # miss rate for ReadReq accesses
 system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013324                       # miss rate for WriteReq accesses
@@ -348,14 +348,14 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan
 system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
 system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
-system.cpu.dcache.writebacks::writebacks       682060                       # number of writebacks
-system.cpu.dcache.writebacks::total            682060                       # number of writebacks
+system.cpu.dcache.writebacks::writebacks       682059                       # number of writebacks
+system.cpu.dcache.writebacks::total            682059                       # number of writebacks
 system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
-system.cpu.icache.tags.replacements           1699220                       # number of replacements
+system.cpu.icache.tags.replacements           1699214                       # number of replacements
 system.cpu.icache.tags.tagsinuse           511.663681                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           145342961                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs           1699732                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs             85.509340                       # Average number of references to valid blocks.
+system.cpu.icache.tags.total_refs           145342721                       # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs           1699726                       # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs             85.509500                       # Average number of references to valid blocks.
 system.cpu.icache.tags.warmup_cycle        7831491500                       # Cycle when the warmup percentage was hit.
 system.cpu.icache.tags.occ_blocks::cpu.inst   511.663681                       # Average occupied blocks per requestor
 system.cpu.icache.tags.occ_percent::cpu.inst     0.999343                       # Average percentage of cache occupancy
@@ -366,26 +366,26 @@ system.cpu.icache.tags.age_task_id_blocks_1024::1           77
 system.cpu.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
 system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
 system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         148742437                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        148742437                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    145342961                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       145342961                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     145342961                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        145342961                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    145342961                       # number of overall hits
-system.cpu.icache.overall_hits::total       145342961                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst      1699738                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total       1699738                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst      1699738                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total        1699738                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst      1699738                       # number of overall misses
-system.cpu.icache.overall_misses::total       1699738                       # number of overall misses
-system.cpu.icache.ReadReq_accesses::cpu.inst    147042699                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    147042699                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    147042699                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    147042699                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    147042699                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    147042699                       # number of overall (read+write) accesses
+system.cpu.icache.tags.tag_accesses         148742185                       # Number of tag accesses
+system.cpu.icache.tags.data_accesses        148742185                       # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst    145342721                       # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total       145342721                       # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst     145342721                       # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total        145342721                       # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst    145342721                       # number of overall hits
+system.cpu.icache.overall_hits::total       145342721                       # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst      1699732                       # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total       1699732                       # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst      1699732                       # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total        1699732                       # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst      1699732                       # number of overall misses
+system.cpu.icache.overall_misses::total       1699732                       # number of overall misses
+system.cpu.icache.ReadReq_accesses::cpu.inst    147042453                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total    147042453                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst    147042453                       # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total    147042453                       # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst    147042453                       # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total    147042453                       # number of overall (read+write) accesses
 system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011559                       # miss rate for ReadReq accesses
 system.cpu.icache.ReadReq_miss_rate::total     0.011559                       # miss rate for ReadReq accesses
 system.cpu.icache.demand_miss_rate::cpu.inst     0.011559                       # miss rate for demand accesses
@@ -401,17 +401,17 @@ system.cpu.icache.avg_blocked_cycles::no_targets          nan
 system.cpu.icache.fast_writes                       0                       # number of fast writes performed
 system.cpu.icache.cache_copies                      0                       # number of cache copies performed
 system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements           110027                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        65155.309065                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            2727894                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           175308                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            15.560579                       # Average number of references to valid blocks.
+system.cpu.l2cache.tags.replacements           110026                       # number of replacements
+system.cpu.l2cache.tags.tagsinuse        65155.309107                       # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs            2727887                       # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs           175307                       # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs            15.560628                       # Average number of references to valid blocks.
 system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 48893.397928                       # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::writebacks 48893.401643                       # Average occupied blocks per requestor
 system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker     2.931998                       # Average occupied blocks per requestor
 system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker     0.004345                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  9064.659727                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  7194.315067                       # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst  9064.654943                       # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data  7194.316179                       # Average occupied blocks per requestor
 system.cpu.l2cache.tags.occ_percent::writebacks     0.746054                       # Average percentage of cache occupancy
 system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker     0.000045                       # Average percentage of cache occupancy
 system.cpu.l2cache.tags.occ_percent::cpu.itb.walker     0.000000                       # Average percentage of cache occupancy
@@ -428,34 +428,34 @@ system.cpu.l2cache.tags.age_task_id_blocks_1024::3        10700
 system.cpu.l2cache.tags.age_task_id_blocks_1024::4        50640                       # Occupied blocks per task id
 system.cpu.l2cache.tags.occ_task_id_percent::1023     0.000076                       # Percentage of cache occupancy per task id
 system.cpu.l2cache.tags.occ_task_id_percent::1024     0.996033                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         26204409                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        26204409                       # Number of data accesses
+system.cpu.l2cache.tags.tag_accesses         26204344                       # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses        26204344                       # Number of data accesses
 system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker         7601                       # number of ReadReq hits
 system.cpu.l2cache.ReadReq_hits::cpu.itb.walker         3621                       # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.inst      1681362                       # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.data       505475                       # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::total        2198059                       # number of ReadReq hits
-system.cpu.l2cache.Writeback_hits::writebacks       682060                       # number of Writeback hits
-system.cpu.l2cache.Writeback_hits::total       682060                       # number of Writeback hits
+system.cpu.l2cache.ReadReq_hits::cpu.inst      1681357                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.data       505474                       # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total        2198053                       # number of ReadReq hits
+system.cpu.l2cache.Writeback_hits::writebacks       682059                       # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total       682059                       # number of Writeback hits
 system.cpu.l2cache.UpgradeReq_hits::cpu.data           28                       # number of UpgradeReq hits
 system.cpu.l2cache.UpgradeReq_hits::total           28                       # number of UpgradeReq hits
 system.cpu.l2cache.ReadExReq_hits::cpu.data       151058                       # number of ReadExReq hits
 system.cpu.l2cache.ReadExReq_hits::total       151058                       # number of ReadExReq hits
 system.cpu.l2cache.demand_hits::cpu.dtb.walker         7601                       # number of demand (read+write) hits
 system.cpu.l2cache.demand_hits::cpu.itb.walker         3621                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.inst      1681362                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       656533                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2349117                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.inst      1681357                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.data       656532                       # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total         2349111                       # number of demand (read+write) hits
 system.cpu.l2cache.overall_hits::cpu.dtb.walker         7601                       # number of overall hits
 system.cpu.l2cache.overall_hits::cpu.itb.walker         3621                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.inst      1681362                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       656533                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2349117                       # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.inst      1681357                       # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.data       656532                       # number of overall hits
+system.cpu.l2cache.overall_hits::total        2349111                       # number of overall hits
 system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker            7                       # number of ReadReq misses
 system.cpu.l2cache.ReadReq_misses::cpu.itb.walker            2                       # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.inst        18358                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.inst        18357                       # number of ReadReq misses
 system.cpu.l2cache.ReadReq_misses::cpu.data        15534                       # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::total        33901                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total        33900                       # number of ReadReq misses
 system.cpu.l2cache.UpgradeReq_misses::cpu.data         2728                       # number of UpgradeReq misses
 system.cpu.l2cache.UpgradeReq_misses::total         2728                       # number of UpgradeReq misses
 system.cpu.l2cache.SCUpgradeReq_misses::cpu.data            2                       # number of SCUpgradeReq misses
@@ -464,21 +464,21 @@ system.cpu.l2cache.ReadExReq_misses::cpu.data       147864
 system.cpu.l2cache.ReadExReq_misses::total       147864                       # number of ReadExReq misses
 system.cpu.l2cache.demand_misses::cpu.dtb.walker            7                       # number of demand (read+write) misses
 system.cpu.l2cache.demand_misses::cpu.itb.walker            2                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.inst        18358                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.inst        18357                       # number of demand (read+write) misses
 system.cpu.l2cache.demand_misses::cpu.data       163398                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        181765                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total        181764                       # number of demand (read+write) misses
 system.cpu.l2cache.overall_misses::cpu.dtb.walker            7                       # number of overall misses
 system.cpu.l2cache.overall_misses::cpu.itb.walker            2                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.inst        18358                       # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.inst        18357                       # number of overall misses
 system.cpu.l2cache.overall_misses::cpu.data       163398                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       181765                       # number of overall misses
+system.cpu.l2cache.overall_misses::total       181764                       # number of overall misses
 system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker         7608                       # number of ReadReq accesses(hits+misses)
 system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker         3623                       # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.inst      1699720                       # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.data       521009                       # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::total      2231960                       # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::writebacks       682060                       # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::total       682060                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.inst      1699714                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data       521008                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total      2231953                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::writebacks       682059                       # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total       682059                       # number of Writeback accesses(hits+misses)
 system.cpu.l2cache.UpgradeReq_accesses::cpu.data         2756                       # number of UpgradeReq accesses(hits+misses)
 system.cpu.l2cache.UpgradeReq_accesses::total         2756                       # number of UpgradeReq accesses(hits+misses)
 system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data            2                       # number of SCUpgradeReq accesses(hits+misses)
@@ -487,19 +487,19 @@ system.cpu.l2cache.ReadExReq_accesses::cpu.data       298922
 system.cpu.l2cache.ReadExReq_accesses::total       298922                       # number of ReadExReq accesses(hits+misses)
 system.cpu.l2cache.demand_accesses::cpu.dtb.walker         7608                       # number of demand (read+write) accesses
 system.cpu.l2cache.demand_accesses::cpu.itb.walker         3623                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.inst      1699720                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       819931                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2530882                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.inst      1699714                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data       819930                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total      2530875                       # number of demand (read+write) accesses
 system.cpu.l2cache.overall_accesses::cpu.dtb.walker         7608                       # number of overall (read+write) accesses
 system.cpu.l2cache.overall_accesses::cpu.itb.walker         3623                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst      1699720                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       819931                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2530882                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst      1699714                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data       819930                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total      2530875                       # number of overall (read+write) accesses
 system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker     0.000920                       # miss rate for ReadReq accesses
 system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker     0.000552                       # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.010801                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst     0.010800                       # miss rate for ReadReq accesses
 system.cpu.l2cache.ReadReq_miss_rate::cpu.data     0.029815                       # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::total     0.015189                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total     0.015188                       # miss rate for ReadReq accesses
 system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.989840                       # miss rate for UpgradeReq accesses
 system.cpu.l2cache.UpgradeReq_miss_rate::total     0.989840                       # miss rate for UpgradeReq accesses
 system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data            1                       # miss rate for SCUpgradeReq accesses
@@ -508,12 +508,12 @@ system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.494657
 system.cpu.l2cache.ReadExReq_miss_rate::total     0.494657                       # miss rate for ReadExReq accesses
 system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker     0.000920                       # miss rate for demand accesses
 system.cpu.l2cache.demand_miss_rate::cpu.itb.walker     0.000552                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.010801                       # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst     0.010800                       # miss rate for demand accesses
 system.cpu.l2cache.demand_miss_rate::cpu.data     0.199283                       # miss rate for demand accesses
 system.cpu.l2cache.demand_miss_rate::total     0.071819                       # miss rate for demand accesses
 system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker     0.000920                       # miss rate for overall accesses
 system.cpu.l2cache.overall_miss_rate::cpu.itb.walker     0.000552                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.010801                       # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst     0.010800                       # miss rate for overall accesses
 system.cpu.l2cache.overall_miss_rate::cpu.data     0.199283                       # miss rate for overall accesses
 system.cpu.l2cache.overall_miss_rate::total     0.071819                       # miss rate for overall accesses
 system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
@@ -524,51 +524,49 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan
 system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
 system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
-system.cpu.l2cache.writebacks::writebacks       101898                       # number of writebacks
-system.cpu.l2cache.writebacks::total           101898                       # number of writebacks
+system.cpu.l2cache.writebacks::writebacks       101897                       # number of writebacks
+system.cpu.l2cache.writebacks::total           101897                       # number of writebacks
 system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu.toL2Bus.trans_dist::ReadReq        2288556                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadResp       2288556                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WriteReq         27560                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WriteResp        27560                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::Writeback       682060                       # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadReq        2288542                       # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp       2288542                       # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteReq         27546                       # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteResp        27546                       # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback       682059                       # Transaction distribution
 system.cpu.toL2Bus.trans_dist::UpgradeReq         2756                       # Transaction distribution
 system.cpu.toL2Bus.trans_dist::SCUpgradeReq            2                       # Transaction distribution
 system.cpu.toL2Bus.trans_dist::UpgradeResp         2758                       # Transaction distribution
 system.cpu.toL2Bus.trans_dist::ReadExReq       298922                       # Transaction distribution
 system.cpu.toL2Bus.trans_dist::ReadExResp       298922                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      3417520                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2444702                       # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      3417508                       # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2444657                       # Packet count per connected master and slave (bytes)
 system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side        18430                       # Packet count per connected master and slave (bytes)
 system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side        37000                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           5917652                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side    108819320                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     96310219                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total           5917595                       # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side    108818936                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     96310049                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side        36860                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side        74000                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          205240399                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size::total          205239845                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu.toL2Bus.snoops                       36631                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      3268666                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        5.011156                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.105029                       # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::samples      3268658                       # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::mean        3.011156                       # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::stdev       0.105030                       # Request fanout histogram
 system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
 system.cpu.toL2Bus.snoop_fanout::0                  0      0.00%      0.00% # Request fanout histogram
 system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%      0.00% # Request fanout histogram
 system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::5            3232202     98.88%     98.88% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::6              36464      1.12%    100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::3            3232194     98.88%     98.88% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::4              36464      1.12%    100.00% # Request fanout histogram
 system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            5                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            6                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        3268666                       # Request fanout histogram
-system.iobus.trans_dist::ReadReq                30171                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               30171                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               59016                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              22792                       # Transaction distribution
+system.cpu.toL2Bus.snoop_fanout::min_value            3                       # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::max_value            4                       # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::total        3268658                       # Request fanout histogram
+system.iobus.trans_dist::ReadReq                30164                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               30164                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               59002                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              22778                       # Transaction distribution
 system.iobus.trans_dist::WriteInvalidateResp        36224                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54158                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54116                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
@@ -589,11 +587,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       105446                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       105404                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72928                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ide.dma::total        72928                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  178374                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67875                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  178332                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67833                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
@@ -614,17 +612,17 @@ system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       159103                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       159061                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321152                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ide.dma::total      2321152                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2480255                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2480213                       # Cumulative packet size per connected master and slave (bytes)
 system.iocache.tags.replacements                36430                       # number of replacements
-system.iocache.tags.tagsinuse                0.909962                       # Cycle average of tags in use
+system.iocache.tags.tagsinuse                0.909961                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
 system.iocache.tags.sampled_refs                36446                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
 system.iocache.tags.warmup_cycle         227409731009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide     0.909962                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     0.909961                       # Average occupied blocks per requestor
 system.iocache.tags.occ_percent::realview.ide     0.056873                       # Average percentage of cache occupancy
 system.iocache.tags.occ_percent::total       0.056873                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
@@ -667,11 +665,11 @@ system.iocache.cache_copies                         0                       # nu
 system.iocache.writebacks::writebacks           36190                       # number of writebacks
 system.iocache.writebacks::total                36190                       # number of writebacks
 system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
-system.membus.trans_dist::ReadReq               74235                       # Transaction distribution
-system.membus.trans_dist::ReadResp              74235                       # Transaction distribution
-system.membus.trans_dist::WriteReq              27560                       # Transaction distribution
-system.membus.trans_dist::WriteResp             27560                       # Transaction distribution
-system.membus.trans_dist::Writeback            138088                       # Transaction distribution
+system.membus.trans_dist::ReadReq               74227                       # Transaction distribution
+system.membus.trans_dist::ReadResp              74227                       # Transaction distribution
+system.membus.trans_dist::WriteReq              27546                       # Transaction distribution
+system.membus.trans_dist::WriteResp             27546                       # Transaction distribution
+system.membus.trans_dist::Writeback            138087                       # Transaction distribution
 system.membus.trans_dist::WriteInvalidateReq        36224                       # Transaction distribution
 system.membus.trans_dist::WriteInvalidateResp        36224                       # Transaction distribution
 system.membus.trans_dist::UpgradeReq             4507                       # Transaction distribution
@@ -679,34 +677,34 @@ system.membus.trans_dist::SCUpgradeReq              2                       # Tr
 system.membus.trans_dist::UpgradeResp            4509                       # Transaction distribution
 system.membus.trans_dist::ReadExReq            146085                       # Transaction distribution
 system.membus.trans_dist::ReadExResp           146085                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave       105446                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave       105404                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio         1946                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       498794                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total       606196                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       498791                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total       606151                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       109118                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::total       109118                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 715314                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave       159103                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count::total                 715269                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave       159061                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio         3892                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     18096444                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total     18259459                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     18096316                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::total     18259289                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      4649856                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      4649856                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22909315                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                22909145                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            359047                       # Request fanout histogram
+system.membus.snoop_fanout::samples            359045                       # Request fanout histogram
 system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
 system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
 system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  359047    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::1                  359045    100.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              359047                       # Request fanout histogram
+system.membus.snoop_fanout::total              359045                       # Request fanout histogram
 system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
 system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
 system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA