diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2013-11-01 11:56:34 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2013-11-01 11:56:34 -0400 |
| commit | ccfdc533b9d679f1596d43d647a093885d5e74ab (patch) | |
| tree | 4c785a5e7a7e2d7244fbdbb0a316405898f99e75 /tests/quick/fs/10.linux-boot/ref/arm/linux | |
| parent | 460cc77d6db46eef34b14a458816084bf6097b32 (diff) | |
| download | gem5-ccfdc533b9d679f1596d43d647a093885d5e74ab.tar.xz | |
stats: Bump stats to match DRAM controller changes
This patch encompasses all the stats updates needed to reflect the
changes to the DRAM controller.
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/arm/linux')
| -rw-r--r-- | tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt | 2845 | ||||
| -rw-r--r-- | tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt | 1981 |
2 files changed, 2584 insertions, 2242 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt index 643b5e070..951921c42 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt @@ -1,148 +1,150 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.194884 # Number of seconds simulated -sim_ticks 1194883580500 # Number of ticks simulated -final_tick 1194883580500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.195756 # Number of seconds simulated +sim_ticks 1195756323500 # Number of ticks simulated +final_tick 1195756323500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 298011 # Simulator instruction rate (inst/s) -host_op_rate 379758 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5802481089 # Simulator tick rate (ticks/s) -host_mem_usage 399660 # Number of bytes of host memory used -host_seconds 205.93 # Real time elapsed on the host -sim_insts 61368273 # Number of instructions simulated -sim_ops 78202205 # Number of ops (including micro ops) simulated +host_inst_rate 469394 # Simulator instruction rate (inst/s) +host_op_rate 598174 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 9145402965 # Simulator tick rate (ticks/s) +host_mem_usage 398732 # Number of bytes of host memory used +host_seconds 130.75 # Real time elapsed on the host +sim_insts 61373013 # Number of instructions simulated +sim_ops 78210923 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 51904512 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 256 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 463716 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 6626292 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 463908 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 6634996 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 256092 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 2904240 # Number of bytes read from this memory -system.physmem.bytes_read::total 62155300 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 463716 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 256092 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 719808 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 4136384 # Number of bytes written to this memory +system.physmem.bytes_read::cpu1.inst 256412 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 2903984 # Number of bytes read from this memory +system.physmem.bytes_read::total 62164260 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 463908 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 256412 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 720320 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4143232 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 3027304 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 40 # Number of bytes written to this memory -system.physmem.bytes_written::total 7163728 # Number of bytes written to this memory +system.physmem.bytes_written::total 7170576 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 6488064 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 4 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 13464 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 103608 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 13467 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 103744 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 4083 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 45405 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6654631 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 64631 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu1.inst 4088 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 45401 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6654771 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 64738 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 756826 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 10 # Number of write requests responded to by this memory -system.physmem.num_writes::total 821467 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 43438970 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 821574 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 43407265 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 214 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 107 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 388085 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 5545554 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 387962 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 5548786 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.itb.walker 54 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 214324 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 2430563 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 52017871 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 388085 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 214324 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 602408 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3461746 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 2533556 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 214435 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 2428575 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51987398 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 387962 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 214435 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 602397 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3464947 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 2531706 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu1.data 33 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 5995336 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3461746 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 43438970 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::total 5996687 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3464947 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 43407265 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 214 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 107 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 388085 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 8079110 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 387962 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 8080492 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.itb.walker 54 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 214324 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2430597 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 58013207 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 6654631 # Total number of read requests accepted by DRAM controller -system.physmem.writeReqs 821467 # Total number of write requests accepted by DRAM controller -system.physmem.readBursts 6654631 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts -system.physmem.writeBursts 821467 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts -system.physmem.bytesRead 425896384 # Total number of bytes read from memory -system.physmem.bytesWritten 52573888 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 62155300 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7163728 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 531 # Number of DRAM read bursts serviced by write Q -system.physmem.neitherReadNorWrite 10643 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 415730 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 415559 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 414958 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 415336 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 422327 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 415339 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 415446 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 415286 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 415350 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 415631 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 415270 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 414743 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 415547 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 416088 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 415759 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 415731 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7326 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7216 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 6699 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 6873 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7393 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 6968 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7176 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 6994 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 6995 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7264 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 6985 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 6704 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7238 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7541 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7391 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7368 # Track writes on a per bank basis -system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 1194879167500 # Total gap between requests -system.physmem.readPktSize::0 0 # Categorize read packet sizes -system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 6825 # Categorize read packet sizes -system.physmem.readPktSize::3 6488064 # Categorize read packet sizes -system.physmem.readPktSize::4 0 # Categorize read packet sizes -system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 159742 # Categorize read packet sizes -system.physmem.writePktSize::0 0 # Categorize write packet sizes -system.physmem.writePktSize::1 0 # Categorize write packet sizes -system.physmem.writePktSize::2 756836 # Categorize write packet sizes -system.physmem.writePktSize::3 0 # Categorize write packet sizes -system.physmem.writePktSize::4 0 # Categorize write packet sizes -system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 64631 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 586175 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 426728 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 441027 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1598520 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1190036 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1186243 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1162812 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 9752 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 7190 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 12576 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 17869 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 12223 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 819 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 704 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 675 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 658 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 89 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 4 # What read queue length does an incoming req see +system.physmem.bw_total::cpu1.inst 214435 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2428609 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 57984085 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 6654771 # Number of read requests accepted +system.physmem.writeReqs 821574 # Number of write requests accepted +system.physmem.readBursts 6654771 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 821574 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 425880832 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 24512 # Total number of bytes read from write queue +system.physmem.bytesWritten 7300224 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 62164260 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7170576 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 383 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 707506 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 10656 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 415729 # Per bank write bursts +system.physmem.perBankRdBursts::1 415559 # Per bank write bursts +system.physmem.perBankRdBursts::2 414962 # Per bank write bursts +system.physmem.perBankRdBursts::3 415336 # Per bank write bursts +system.physmem.perBankRdBursts::4 422370 # Per bank write bursts +system.physmem.perBankRdBursts::5 415375 # Per bank write bursts +system.physmem.perBankRdBursts::6 415451 # Per bank write bursts +system.physmem.perBankRdBursts::7 415289 # Per bank write bursts +system.physmem.perBankRdBursts::8 415350 # Per bank write bursts +system.physmem.perBankRdBursts::9 415631 # Per bank write bursts +system.physmem.perBankRdBursts::10 415265 # Per bank write bursts +system.physmem.perBankRdBursts::11 414898 # Per bank write bursts +system.physmem.perBankRdBursts::12 415464 # Per bank write bursts +system.physmem.perBankRdBursts::13 416088 # Per bank write bursts +system.physmem.perBankRdBursts::14 415829 # Per bank write bursts +system.physmem.perBankRdBursts::15 415792 # Per bank write bursts +system.physmem.perBankWrBursts::0 7314 # Per bank write bursts +system.physmem.perBankWrBursts::1 7200 # Per bank write bursts +system.physmem.perBankWrBursts::2 6696 # Per bank write bursts +system.physmem.perBankWrBursts::3 6864 # Per bank write bursts +system.physmem.perBankWrBursts::4 7395 # Per bank write bursts +system.physmem.perBankWrBursts::5 6961 # Per bank write bursts +system.physmem.perBankWrBursts::6 7170 # Per bank write bursts +system.physmem.perBankWrBursts::7 6990 # Per bank write bursts +system.physmem.perBankWrBursts::8 6985 # Per bank write bursts +system.physmem.perBankWrBursts::9 7249 # Per bank write bursts +system.physmem.perBankWrBursts::10 6972 # Per bank write bursts +system.physmem.perBankWrBursts::11 6687 # Per bank write bursts +system.physmem.perBankWrBursts::12 7224 # Per bank write bursts +system.physmem.perBankWrBursts::13 7527 # Per bank write bursts +system.physmem.perBankWrBursts::14 7429 # Per bank write bursts +system.physmem.perBankWrBursts::15 7403 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 1195751937000 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 6825 # Read request sizes (log2) +system.physmem.readPktSize::3 6488064 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 159882 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 756836 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 64738 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 632405 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 479192 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 479926 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1578313 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1129029 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1122994 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1119651 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 25389 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 24020 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 9298 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 9280 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 9200 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 8958 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 8876 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 8828 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 8796 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 217 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 16 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see @@ -157,31 +159,31 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4963 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4963 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4963 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4963 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 5183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 5190 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 5183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 5186 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5185 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5188 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5184 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5193 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5190 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 3 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see @@ -189,282 +191,423 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 34155 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 12682.337813 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 707.328285 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 25224.390929 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-127 7803 22.85% 22.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-191 4015 11.76% 34.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-255 2702 7.91% 42.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-319 1928 5.64% 48.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-383 1397 4.09% 52.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-447 1203 3.52% 55.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-511 946 2.77% 58.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-575 826 2.42% 60.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-639 667 1.95% 62.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-703 557 1.63% 64.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-767 438 1.28% 65.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-831 432 1.26% 67.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-895 317 0.93% 68.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-959 252 0.74% 68.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-1023 181 0.53% 69.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1087 297 0.87% 70.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1151 146 0.43% 70.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1215 131 0.38% 70.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1279 122 0.36% 71.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1343 99 0.29% 71.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1407 97 0.28% 71.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1471 161 0.47% 72.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1535 728 2.13% 74.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1599 239 0.70% 75.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1663 168 0.49% 75.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1727 146 0.43% 76.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1791 103 0.30% 76.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1855 87 0.25% 76.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1919 68 0.20% 76.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1983 55 0.16% 77.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-2047 40 0.12% 77.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2111 46 0.13% 77.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2175 38 0.11% 77.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2239 21 0.06% 77.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2303 23 0.07% 77.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2367 20 0.06% 77.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2431 20 0.06% 77.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2495 20 0.06% 77.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2559 23 0.07% 77.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2623 11 0.03% 77.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2687 12 0.04% 77.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2751 19 0.06% 77.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2815 8 0.02% 77.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2879 17 0.05% 77.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2943 10 0.03% 77.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-3007 5 0.01% 78.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3071 7 0.02% 78.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3135 13 0.04% 78.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3199 2 0.01% 78.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3263 15 0.04% 78.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3327 7 0.02% 78.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3391 12 0.04% 78.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3455 12 0.04% 78.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3519 8 0.02% 78.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3583 8 0.02% 78.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3647 11 0.03% 78.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3711 11 0.03% 78.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3775 6 0.02% 78.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3839 9 0.03% 78.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3903 4 0.01% 78.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3967 5 0.01% 78.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-4031 11 0.03% 78.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4095 7 0.02% 78.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4159 32 0.09% 78.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4223 4 0.01% 78.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4287 3 0.01% 78.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4351 5 0.01% 78.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4415 6 0.02% 78.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4479 3 0.01% 78.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4543 3 0.01% 78.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4607 8 0.02% 78.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4671 7 0.02% 78.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4735 5 0.01% 78.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4799 2 0.01% 78.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4863 4 0.01% 78.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4927 4 0.01% 78.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4991 6 0.02% 78.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-5055 4 0.01% 78.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5119 2 0.01% 78.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5183 5 0.01% 78.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5247 1 0.00% 78.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5311 2 0.01% 78.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5439 1 0.00% 78.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5631 4 0.01% 78.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632-5695 2 0.01% 78.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5759 2 0.01% 78.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5823 3 0.01% 78.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824-5887 4 0.01% 78.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5951 1 0.00% 78.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-6015 2 0.01% 78.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6143 4 0.01% 78.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6207 5 0.01% 78.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208-6271 1 0.00% 78.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6335 2 0.01% 78.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6399 2 0.01% 78.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400-6463 1 0.00% 78.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6527 2 0.01% 78.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6591 1 0.00% 78.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6719 4 0.01% 78.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6783 1 0.00% 78.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6847 22 0.06% 78.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6911 3 0.01% 78.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912-6975 1 0.00% 78.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-7039 1 0.00% 78.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7103 5 0.01% 78.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7231 7 0.02% 78.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7296-7359 3 0.01% 79.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7487 2 0.01% 79.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7551 2 0.01% 79.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7615 3 0.01% 79.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7679 3 0.01% 79.03% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7743 3 0.01% 79.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7807 2 0.01% 79.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7871 6 0.02% 79.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7935 7 0.02% 79.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7999 1 0.00% 79.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8063 3 0.01% 79.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8127 9 0.03% 79.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8191 6 0.02% 79.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8255 323 0.95% 80.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8319 1 0.00% 80.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8511 25 0.07% 80.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8512-8575 138 0.40% 80.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8639 174 0.51% 81.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8767 2 0.01% 81.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8832-8895 1 0.00% 81.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8896-8959 1 0.00% 81.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9408-9471 1 0.00% 81.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9984-10047 3 0.01% 81.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10303 1 0.00% 81.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10752-10815 2 0.01% 81.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11008-11071 1 0.00% 81.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11264-11327 4 0.01% 81.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11776-11839 2 0.01% 81.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12095 1 0.00% 81.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12288-12351 2 0.01% 81.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12544-12607 1 0.00% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12800-12863 3 0.01% 81.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13119 1 0.00% 81.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13375 3 0.01% 81.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13568-13631 1 0.00% 81.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13887 1 0.00% 81.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14080-14143 1 0.00% 81.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14208-14271 1 0.00% 81.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14399 1 0.00% 81.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14848-14911 3 0.01% 81.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15104-15167 2 0.01% 81.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15360-15423 5 0.01% 81.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15616-15679 1 0.00% 81.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16191 1 0.00% 81.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16447 1 0.00% 81.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16703 1 0.00% 81.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16896-16959 1 0.00% 81.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17215 1 0.00% 81.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17471 4 0.01% 81.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18239 1 0.00% 81.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18495 3 0.01% 81.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18688-18751 1 0.00% 81.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18944-19007 1 0.00% 81.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19136-19199 1 0.00% 81.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19263 1 0.00% 81.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19391 1 0.00% 81.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19519 3 0.01% 81.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19712-19775 2 0.01% 81.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19968-20031 2 0.01% 81.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20543 4 0.01% 81.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20992-21055 1 0.00% 81.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21248-21311 3 0.01% 81.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21504-21567 5 0.01% 81.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22335 1 0.00% 81.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23615 2 0.01% 81.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24127 3 0.01% 81.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24383 1 0.00% 81.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24639 2 0.01% 81.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25151 1 0.00% 81.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25663 3 0.01% 81.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26112-26175 2 0.01% 81.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26368-26431 1 0.00% 81.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26687 1 0.00% 81.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27136-27199 3 0.01% 81.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27455 4 0.01% 81.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27711 2 0.01% 81.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28479 1 0.00% 81.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28735 3 0.01% 81.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28928-28991 1 0.00% 81.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29247 1 0.00% 81.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29503 1 0.00% 81.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29759 4 0.01% 81.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-30015 1 0.00% 81.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30271 1 0.00% 81.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-31039 3 0.01% 81.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31295 3 0.01% 81.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31551 2 0.01% 81.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31807 3 0.01% 81.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32768-32831 4 0.01% 81.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33087 11 0.03% 81.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33343 42 0.12% 81.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33792-33855 1 0.00% 81.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34048-34111 1 0.00% 81.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34112-34175 1 0.00% 81.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35072-35135 1 0.00% 81.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35903 1 0.00% 81.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36927 1 0.00% 81.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37120-37183 1 0.00% 81.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37951 2 0.01% 81.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38144-38207 1 0.00% 81.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::38912-38975 1 0.00% 81.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41472-41535 1 0.00% 81.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-42047 1 0.00% 81.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::42240-42303 1 0.00% 81.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44032-44095 1 0.00% 81.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::44800-44863 1 0.00% 81.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45056-45119 2 0.01% 81.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45568-45631 1 0.00% 81.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::45824-45887 1 0.00% 81.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46208-46271 1 0.00% 81.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47360-47423 1 0.00% 81.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48191 1 0.00% 81.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48959 1 0.00% 81.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49152-49215 1 0.00% 81.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49408-49471 1 0.00% 81.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50176-50239 2 0.01% 81.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::50688-50751 1 0.00% 81.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51328-51391 1 0.00% 81.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::52224-52287 1 0.00% 81.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::52480-52543 1 0.00% 81.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::52992-53055 1 0.00% 81.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::53248-53311 2 0.01% 81.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::55552-55615 1 0.00% 81.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::56128-56191 1 0.00% 81.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::57088-57151 1 0.00% 81.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::58112-58175 1 0.00% 81.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::58368-58431 1 0.00% 81.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::59392-59455 1 0.00% 81.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::60928-60991 1 0.00% 81.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::61440-61503 2 0.01% 81.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::61952-62015 1 0.00% 81.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::62464-62527 1 0.00% 81.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::62720-62783 1 0.00% 81.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::63680-63743 1 0.00% 81.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65024-65087 39 0.11% 81.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65280-65343 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65472-65535 1 0.00% 81.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65536-65599 6180 18.09% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::66880-66943 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::66944-67007 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::67904-67967 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::74048-74111 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::74112-74175 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::420352-420415 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 34155 # Bytes accessed per row activation -system.physmem.totQLat 126519681500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 168380906500 # Sum of mem lat for all requests -system.physmem.totBusLat 33270500000 # Total cycles spent in databus access -system.physmem.totBankLat 8590725000 # Total cycles spent in bank access -system.physmem.avgQLat 19013.79 # Average queueing delay per request -system.physmem.avgBankLat 1291.04 # Average bank access latency per request -system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25304.84 # Average memory access latency -system.physmem.avgRdBW 356.43 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 44.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 52.02 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 6.00 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 3.13 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.14 # Average read queue length over time -system.physmem.avgWrQLen 14.04 # Average write queue length over time -system.physmem.readRowHits 6636405 # Number of row buffer hits during reads -system.physmem.writeRowHits 97666 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.73 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 11.89 # Row buffer hit rate for writes -system.physmem.avgGap 159826.58 # Average gap between requests +system.physmem.bytesPerActivate::samples 75043 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 5772.432765 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 392.553072 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 13030.260865 # Bytes accessed per row activation +system.physmem.bytesPerActivate::64-71 26180 34.89% 34.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-135 15268 20.35% 55.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::192-199 3440 4.58% 59.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-263 2311 3.08% 62.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::320-327 1510 2.01% 64.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-391 1328 1.77% 66.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::448-455 1040 1.39% 68.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-519 1132 1.51% 69.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::576-583 816 1.09% 70.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-647 593 0.79% 71.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::704-711 586 0.78% 72.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-775 709 0.94% 73.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::832-839 314 0.42% 73.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-903 269 0.36% 73.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::960-967 220 0.29% 74.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1031 291 0.39% 74.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1088-1095 182 0.24% 74.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1152-1159 143 0.19% 75.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1216-1223 140 0.19% 75.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1280-1287 157 0.21% 75.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1344-1351 122 0.16% 75.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1408-1415 2241 2.99% 78.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1472-1479 115 0.15% 78.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1536-1543 232 0.31% 79.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1600-1607 71 0.09% 79.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1664-1671 55 0.07% 79.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1728-1735 54 0.07% 79.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1792-1799 56 0.07% 79.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1856-1863 28 0.04% 79.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1920-1927 28 0.04% 79.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1984-1991 21 0.03% 79.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2048-2055 107 0.14% 79.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2112-2119 143 0.19% 79.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2176-2183 11 0.01% 79.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2240-2247 15 0.02% 79.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2304-2311 43 0.06% 79.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2368-2375 9 0.01% 79.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2432-2439 16 0.02% 79.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2496-2503 18 0.02% 79.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2560-2567 98 0.13% 80.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2624-2631 8 0.01% 80.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2688-2695 10 0.01% 80.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2752-2759 12 0.02% 80.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2816-2823 36 0.05% 80.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2880-2887 9 0.01% 80.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2944-2951 5 0.01% 80.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3008-3015 10 0.01% 80.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3072-3079 168 0.22% 80.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3136-3143 11 0.01% 80.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3200-3207 9 0.01% 80.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3264-3271 4 0.01% 80.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3328-3335 161 0.21% 80.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3392-3399 6 0.01% 80.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3456-3463 6 0.01% 80.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3520-3527 6 0.01% 80.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3584-3591 16 0.02% 80.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3648-3655 2 0.00% 80.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3712-3719 6 0.01% 80.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3776-3783 30 0.04% 80.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3840-3847 86 0.11% 80.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3904-3911 3 0.00% 80.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3968-3975 4 0.01% 80.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4032-4039 9 0.01% 80.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4096-4103 188 0.25% 81.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4224-4231 2 0.00% 81.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4288-4295 2 0.00% 81.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4352-4359 22 0.03% 81.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4416-4423 2 0.00% 81.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4480-4487 1 0.00% 81.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4544-4551 3 0.00% 81.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4608-4615 27 0.04% 81.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4672-4679 2 0.00% 81.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4736-4743 2 0.00% 81.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4800-4807 4 0.01% 81.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4864-4871 207 0.28% 81.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4928-4935 4 0.01% 81.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4992-4999 1 0.00% 81.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5056-5063 13 0.02% 81.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5120-5127 90 0.12% 81.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5184-5191 6 0.01% 81.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5312-5319 1 0.00% 81.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5376-5383 76 0.10% 81.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5440-5447 12 0.02% 81.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5504-5511 206 0.27% 82.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5632-5639 11 0.01% 82.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5696-5703 1 0.00% 82.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5888-5895 30 0.04% 82.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5952-5959 1 0.00% 82.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6016-6023 2 0.00% 82.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6080-6087 2 0.00% 82.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6144-6151 144 0.19% 82.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6208-6215 2 0.00% 82.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6336-6343 1 0.00% 82.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6400-6407 86 0.11% 82.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6528-6535 2 0.00% 82.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6592-6599 1 0.00% 82.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6656-6663 18 0.02% 82.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6720-6727 1 0.00% 82.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6912-6919 5 0.01% 82.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7104-7111 1 0.00% 82.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7168-7175 166 0.22% 82.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7424-7431 24 0.03% 82.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7680-7687 69 0.09% 82.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7808-7815 1 0.00% 82.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7936-7943 30 0.04% 82.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8000-8007 1 0.00% 82.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8064-8071 1 0.00% 82.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8192-8199 161 0.21% 83.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8320-8327 2 0.00% 83.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8384-8391 1 0.00% 83.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8448-8455 26 0.03% 83.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8704-8711 70 0.09% 83.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8960-8967 24 0.03% 83.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9088-9095 2 0.00% 83.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9216-9223 167 0.22% 83.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9472-9479 10 0.01% 83.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9728-9735 21 0.03% 83.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9856-9863 1 0.00% 83.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9920-9927 1 0.00% 83.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9984-9991 83 0.11% 83.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10048-10055 1 0.00% 83.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10112-10119 3 0.00% 83.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10240-10247 148 0.20% 83.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10304-10311 1 0.00% 83.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10496-10503 31 0.04% 83.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10560-10567 1 0.00% 83.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10624-10631 2 0.00% 83.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10752-10759 9 0.01% 83.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10944-10951 1 0.00% 83.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11008-11015 75 0.10% 84.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11264-11271 96 0.13% 84.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11520-11527 79 0.11% 84.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11776-11783 29 0.04% 84.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11904-11911 1 0.00% 84.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11968-11975 1 0.00% 84.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12032-12039 17 0.02% 84.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12160-12167 1 0.00% 84.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12288-12295 176 0.23% 84.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12352-12359 1 0.00% 84.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12416-12423 1 0.00% 84.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12544-12551 83 0.11% 84.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12672-12679 1 0.00% 84.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12800-12807 12 0.02% 84.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12992-12999 1 0.00% 84.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13056-13063 24 0.03% 84.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13248-13255 1 0.00% 84.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13312-13319 154 0.21% 84.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13440-13447 2 0.00% 84.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13568-13575 30 0.04% 84.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13632-13639 1 0.00% 84.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13824-13831 90 0.12% 85.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13952-13959 1 0.00% 85.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14080-14087 16 0.02% 85.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14336-14343 91 0.12% 85.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14464-14471 1 0.00% 85.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14592-14599 14 0.02% 85.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14656-14663 1 0.00% 85.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14720-14727 2 0.00% 85.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14848-14855 154 0.21% 85.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15104-15111 12 0.02% 85.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15360-15367 76 0.10% 85.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15616-15623 82 0.11% 85.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15872-15879 16 0.02% 85.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16064-16071 1 0.00% 85.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16128-16135 19 0.03% 85.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16256-16263 4 0.01% 85.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16384-16391 270 0.36% 86.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16512-16519 1 0.00% 86.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16576-16583 1 0.00% 86.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16640-16647 20 0.03% 86.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16768-16775 2 0.00% 86.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16896-16903 17 0.02% 86.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17152-17159 84 0.11% 86.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17344-17351 1 0.00% 86.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17408-17415 77 0.10% 86.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17664-17671 12 0.02% 86.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17792-17799 2 0.00% 86.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17920-17927 156 0.21% 86.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18176-18183 14 0.02% 86.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18240-18247 1 0.00% 86.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18304-18311 1 0.00% 86.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18432-18439 92 0.12% 86.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18496-18503 1 0.00% 86.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18560-18567 1 0.00% 86.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18688-18695 12 0.02% 86.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18944-18951 95 0.13% 86.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19072-19079 1 0.00% 86.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19200-19207 30 0.04% 86.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19264-19271 1 0.00% 86.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19456-19463 153 0.20% 87.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19712-19719 23 0.03% 87.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19968-19975 10 0.01% 87.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20032-20039 1 0.00% 87.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20224-20231 83 0.11% 87.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20352-20359 1 0.00% 87.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20416-20423 1 0.00% 87.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20480-20487 180 0.24% 87.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20544-20551 2 0.00% 87.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20608-20615 1 0.00% 87.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20736-20743 18 0.02% 87.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20800-20807 1 0.00% 87.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20992-20999 25 0.03% 87.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21184-21191 1 0.00% 87.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21248-21255 75 0.10% 87.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21440-21447 1 0.00% 87.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21504-21511 92 0.12% 87.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21760-21767 72 0.10% 87.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21952-21959 1 0.00% 87.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22016-22023 14 0.02% 87.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22272-22279 35 0.05% 87.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22400-22407 1 0.00% 87.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22528-22535 142 0.19% 88.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22656-22663 1 0.00% 88.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22784-22791 87 0.12% 88.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22912-22919 1 0.00% 88.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22976-22983 1 0.00% 88.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23040-23047 13 0.02% 88.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23296-23303 4 0.01% 88.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23552-23559 166 0.22% 88.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23616-23623 1 0.00% 88.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23808-23815 23 0.03% 88.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24064-24071 66 0.09% 88.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24128-24135 1 0.00% 88.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24320-24327 30 0.04% 88.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24448-24455 1 0.00% 88.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24576-24583 147 0.20% 88.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24832-24839 27 0.04% 88.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25088-25095 68 0.09% 89.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25344-25351 24 0.03% 89.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25472-25479 1 0.00% 89.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25600-25607 171 0.23% 89.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25856-25863 5 0.01% 89.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26112-26119 19 0.03% 89.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26304-26311 1 0.00% 89.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26368-26375 83 0.11% 89.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26496-26503 1 0.00% 89.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26624-26631 139 0.19% 89.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26880-26887 34 0.05% 89.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27136-27143 12 0.02% 89.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27264-27271 1 0.00% 89.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27392-27399 75 0.10% 89.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27456-27463 1 0.00% 89.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27520-27527 1 0.00% 89.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27584-27591 2 0.00% 89.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27648-27655 88 0.12% 89.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27776-27783 2 0.00% 89.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27904-27911 75 0.10% 89.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28096-28103 1 0.00% 89.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28160-28167 24 0.03% 90.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28352-28359 1 0.00% 90.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28416-28423 21 0.03% 90.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28672-28679 180 0.24% 90.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28800-28807 2 0.00% 90.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28928-28935 82 0.11% 90.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29184-29191 10 0.01% 90.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29440-29447 24 0.03% 90.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29504-29511 1 0.00% 90.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29696-29703 153 0.20% 90.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29888-29895 1 0.00% 90.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29952-29959 28 0.04% 90.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30208-30215 92 0.12% 90.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30336-30343 1 0.00% 90.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30464-30471 14 0.02% 90.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30592-30599 1 0.00% 90.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30720-30727 87 0.12% 90.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30976-30983 12 0.02% 90.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31104-31111 2 0.00% 90.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31232-31239 151 0.20% 91.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31488-31495 11 0.01% 91.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31552-31559 1 0.00% 91.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31616-31623 1 0.00% 91.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31744-31751 72 0.10% 91.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31872-31879 1 0.00% 91.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32000-32007 84 0.11% 91.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32128-32135 1 0.00% 91.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32256-32263 15 0.02% 91.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32384-32391 1 0.00% 91.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32512-32519 24 0.03% 91.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32768-32775 273 0.36% 91.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33024-33031 27 0.04% 91.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33152-33159 2 0.00% 91.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33280-33287 28 0.04% 91.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33536-33543 83 0.11% 92.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33792-33799 70 0.09% 92.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34048-34055 13 0.02% 92.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34304-34311 153 0.20% 92.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34432-34439 1 0.00% 92.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34560-34567 13 0.02% 92.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34816-34823 85 0.11% 92.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35072-35079 13 0.02% 92.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35328-35335 90 0.12% 92.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35584-35591 32 0.04% 92.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35840-35847 150 0.20% 92.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36032-36039 1 0.00% 92.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36096-36103 24 0.03% 92.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36352-36359 9 0.01% 92.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36608-36615 84 0.11% 92.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36736-36743 1 0.00% 92.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36864-36871 172 0.23% 93.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37120-37127 19 0.03% 93.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37184-37191 1 0.00% 93.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37248-37255 2 0.00% 93.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37376-37383 23 0.03% 93.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37440-37447 1 0.00% 93.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37504-37511 1 0.00% 93.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37632-37639 70 0.09% 93.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37888-37895 89 0.12% 93.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37952-37959 2 0.00% 93.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38016-38023 1 0.00% 93.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38080-38087 1 0.00% 93.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38144-38151 74 0.10% 93.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38272-38279 1 0.00% 93.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38400-38407 12 0.02% 93.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38656-38663 31 0.04% 93.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38912-38919 140 0.19% 93.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39168-39175 81 0.11% 93.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39232-39239 1 0.00% 93.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39424-39431 14 0.02% 93.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39680-39687 5 0.01% 93.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39936-39943 169 0.23% 94.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40064-40071 1 0.00% 94.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40192-40199 23 0.03% 94.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40448-40455 67 0.09% 94.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40704-40711 29 0.04% 94.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40960-40967 152 0.20% 94.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41216-41223 26 0.03% 94.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41472-41479 66 0.09% 94.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41728-41735 22 0.03% 94.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41920-41927 1 0.00% 94.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41984-41991 165 0.22% 94.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42240-42247 4 0.01% 94.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42368-42375 1 0.00% 94.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42496-42503 13 0.02% 94.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42560-42567 1 0.00% 94.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42752-42759 87 0.12% 95.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43008-43015 139 0.19% 95.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43264-43271 32 0.04% 95.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43520-43527 12 0.02% 95.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43584-43591 1 0.00% 95.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43776-43783 72 0.10% 95.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44032-44039 92 0.12% 95.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44096-44103 1 0.00% 95.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44288-44295 72 0.10% 95.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44352-44359 1 0.00% 95.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44544-44551 22 0.03% 95.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44736-44743 1 0.00% 95.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44800-44807 17 0.02% 95.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44928-44935 1 0.00% 95.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44992-44999 1 0.00% 95.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45056-45063 169 0.23% 95.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45120-45127 1 0.00% 95.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45312-45319 83 0.11% 96.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45504-45511 1 0.00% 96.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45568-45575 7 0.01% 96.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45824-45831 22 0.03% 96.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46080-46087 150 0.20% 96.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46208-46215 1 0.00% 96.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46272-46279 1 0.00% 96.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46336-46343 27 0.04% 96.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46592-46599 96 0.13% 96.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46848-46855 12 0.02% 96.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46976-46983 2 0.00% 96.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47040-47047 1 0.00% 96.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47104-47111 92 0.12% 96.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47168-47175 1 0.00% 96.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47232-47239 3 0.00% 96.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47360-47367 18 0.02% 96.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47488-47495 2 0.00% 96.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47616-47623 154 0.21% 96.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47744-47751 1 0.00% 96.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47808-47815 1 0.00% 96.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47872-47879 17 0.02% 96.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47936-47943 2 0.00% 96.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48000-48007 2 0.00% 96.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48128-48135 94 0.13% 96.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48192-48199 2 0.00% 96.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48256-48263 1 0.00% 96.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48320-48327 3 0.00% 96.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48384-48391 97 0.13% 97.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48640-48647 12 0.02% 97.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48768-48775 14 0.02% 97.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48896-48903 17 0.02% 97.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48960-48967 9 0.01% 97.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49024-49031 6 0.01% 97.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49088-49095 6 0.01% 97.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49152-49159 2103 2.80% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49792-49799 1 0.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 75043 # Bytes accessed per row activation +system.physmem.totQLat 159590177750 # Total ticks spent queuing +system.physmem.totMemAccLat 202588661500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 33271940000 # Total ticks spent in databus transfers +system.physmem.totBankLat 9726543750 # Total ticks spent accessing banks +system.physmem.avgQLat 23982.70 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1461.67 # Average bank access latency per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 30444.37 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 356.16 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 6.11 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 51.99 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 6.00 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 2.83 # Data bus utilization in percentage +system.physmem.busUtilRead 2.78 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 0.17 # Average read queue length when enqueuing +system.physmem.avgWrQLen 12.10 # Average write queue length when enqueuing +system.physmem.readRowHits 6598517 # Number of row buffer hits during reads +system.physmem.writeRowHits 94894 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.16 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 83.19 # Row buffer hit rate for writes +system.physmem.avgGap 159938.04 # Average gap between requests +system.physmem.pageHitRate 98.89 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.89 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu1.inst 48 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 68 # Number of bytes read from this memory @@ -483,286 +626,286 @@ system.realview.nvmem.bw_inst_read::total 57 # I system.realview.nvmem.bw_total::cpu0.inst 17 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::cpu1.inst 40 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 57 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 60029719 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 7703148 # Transaction distribution -system.membus.trans_dist::ReadResp 7703148 # Transaction distribution -system.membus.trans_dist::WriteReq 767203 # Transaction distribution -system.membus.trans_dist::WriteResp 767203 # Transaction distribution -system.membus.trans_dist::Writeback 64631 # Transaction distribution -system.membus.trans_dist::UpgradeReq 27692 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 16414 # Transaction distribution -system.membus.trans_dist::UpgradeResp 10643 # Transaction distribution -system.membus.trans_dist::ReadExReq 137763 # Transaction distribution -system.membus.trans_dist::ReadExResp 137302 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382562 # Packet count per connected master and slave (bytes) +system.membus.throughput 59999152 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 7703168 # Transaction distribution +system.membus.trans_dist::ReadResp 7703168 # Transaction distribution +system.membus.trans_dist::WriteReq 767205 # Transaction distribution +system.membus.trans_dist::WriteResp 767205 # Transaction distribution +system.membus.trans_dist::Writeback 64738 # Transaction distribution +system.membus.trans_dist::UpgradeReq 27605 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 16481 # Transaction distribution +system.membus.trans_dist::UpgradeResp 10656 # Transaction distribution +system.membus.trans_dist::ReadExReq 137900 # Transaction distribution +system.membus.trans_dist::ReadExResp 137428 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382570 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 34 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 8866 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 8870 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 906 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1966647 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4359019 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 910 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1967038 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4359426 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 12976128 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 12976128 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 17335147 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2389878 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 17335554 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2389894 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 68 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 17732 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 17740 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1812 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17414516 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 19824014 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1820 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17430324 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 19839854 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 51904512 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 51904512 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 71728526 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 71728526 # Total data (bytes) +system.membus.tot_pkt_size::total 71744366 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 71744366 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1208318500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1219669500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) system.membus.reqLayer1.occupancy 18000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 7968000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 7974500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 2500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 776500 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 781000 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 9149406000 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 9159249500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 5034563338 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 5040906450 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.4 # Layer utilization (%) -system.membus.respLayer2.occupancy 14646378749 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 14657427498 # Layer occupancy (ticks) system.membus.respLayer2.utilization 1.2 # Layer utilization (%) -system.l2c.tags.replacements 69624 # number of replacements -system.l2c.tags.tagsinuse 53154.717455 # Cycle average of tags in use -system.l2c.tags.total_refs 1650852 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 134785 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 12.248039 # Average number of references to valid blocks. +system.l2c.tags.replacements 69764 # number of replacements +system.l2c.tags.tagsinuse 53155.979727 # Cycle average of tags in use +system.l2c.tags.total_refs 1654767 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 134953 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 12.261802 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 40039.692381 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 2.667893 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.001521 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 4638.680952 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 5789.816440 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.itb.walker 0.001659 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 1927.067698 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 756.788910 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.610957 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 40044.748185 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 2.667732 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.001544 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 4637.745622 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 5787.407955 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.itb.walker 0.001664 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 1927.694562 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 755.712463 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.611034 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000041 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.070781 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.088346 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.070766 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.088309 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.029405 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.011548 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.811077 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 4524 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 1438 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 483013 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 241892 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 3782 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 1869 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 372280 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 110462 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1219260 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 576006 # number of Writeback hits -system.l2c.Writeback_hits::total 576006 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 1292 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 416 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1708 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 255 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 100 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 355 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 65542 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 45349 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 110891 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 4524 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 1438 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 483013 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 307434 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 3782 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 1869 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 372280 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 155811 # number of demand (read+write) hits -system.l2c.demand_hits::total 1330151 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 4524 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 1438 # number of overall hits -system.l2c.overall_hits::cpu0.inst 483013 # number of overall hits -system.l2c.overall_hits::cpu0.data 307434 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 3782 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 1869 # number of overall hits -system.l2c.overall_hits::cpu1.inst 372280 # number of overall hits -system.l2c.overall_hits::cpu1.data 155811 # number of overall hits -system.l2c.overall_hits::total 1330151 # number of overall hits +system.l2c.tags.occ_percent::cpu1.inst 0.029414 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.011531 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.811096 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 4686 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 1510 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 483170 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 242041 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 3562 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 1809 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 372569 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 110996 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1220343 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 576824 # number of Writeback hits +system.l2c.Writeback_hits::total 576824 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 1289 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 452 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1741 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 268 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 98 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 366 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 65622 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 45295 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 110917 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 4686 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 1510 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 483170 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 307663 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 3562 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 1809 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 372569 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 156291 # number of demand (read+write) hits +system.l2c.demand_hits::total 1331260 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 4686 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 1510 # number of overall hits +system.l2c.overall_hits::cpu0.inst 483170 # number of overall hits +system.l2c.overall_hits::cpu0.data 307663 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 3562 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 1809 # number of overall hits +system.l2c.overall_hits::cpu1.inst 372569 # number of overall hits +system.l2c.overall_hits::cpu1.data 156291 # number of overall hits +system.l2c.overall_hits::total 1331260 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 4 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 6832 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 9716 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 6835 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 9720 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 3996 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1890 # number of ReadReq misses -system.l2c.ReadReq_misses::total 22441 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 3974 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3371 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 7345 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 385 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 476 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 861 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 95136 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 44603 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 139739 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu1.inst 4001 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1892 # number of ReadReq misses +system.l2c.ReadReq_misses::total 22455 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 3988 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 3383 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 7371 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 387 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 479 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 866 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 95249 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 44598 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 139847 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 4 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 6832 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 104852 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 6835 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 104969 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 3996 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 46493 # number of demand (read+write) misses -system.l2c.demand_misses::total 162180 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 4001 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 46490 # number of demand (read+write) misses +system.l2c.demand_misses::total 162302 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 4 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 6832 # number of overall misses -system.l2c.overall_misses::cpu0.data 104852 # number of overall misses +system.l2c.overall_misses::cpu0.inst 6835 # number of overall misses +system.l2c.overall_misses::cpu0.data 104969 # number of overall misses system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 3996 # number of overall misses -system.l2c.overall_misses::cpu1.data 46493 # number of overall misses -system.l2c.overall_misses::total 162180 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 687750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 122500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 482771250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 688091749 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.itb.walker 89250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 282183750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 151111000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1605057249 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 11611000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 12427970 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 24038970 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1906918 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 1117452 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 3024370 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 6193599427 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 2824169884 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9017769311 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 687750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 122500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 482771250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 6881691176 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.itb.walker 89250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 282183750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 2975280884 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 10622826560 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 687750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 122500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 482771250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 6881691176 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.itb.walker 89250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 282183750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 2975280884 # number of overall miss cycles -system.l2c.overall_miss_latency::total 10622826560 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 4528 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 1440 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 489845 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 251608 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 3782 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 1870 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 376276 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 112352 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1241701 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 576006 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 576006 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 5266 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 3787 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 9053 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 640 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 576 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1216 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 160678 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 89952 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 250630 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 4528 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 1440 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 489845 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 412286 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 3782 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 1870 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 376276 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 202304 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1492331 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 4528 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 1440 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 489845 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 412286 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 3782 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 1870 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 376276 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 202304 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1492331 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000883 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.001389 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.013947 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.038616 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000535 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.010620 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.016822 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.018073 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.754652 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.890151 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.811333 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.601562 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.826389 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.708059 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.592091 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.495853 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.557551 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000883 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.001389 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.013947 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.254319 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.000535 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.010620 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.229818 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.108676 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000883 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.001389 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.013947 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.254319 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.000535 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.010620 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.229818 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.108676 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 171937.500000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 61250 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70663.239169 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 70820.476431 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 89250 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70616.554054 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 79952.910053 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 71523.428056 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 2921.741319 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3686.730940 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 3272.834581 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 4953.033766 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 2347.588235 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 3512.624855 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 65102.583953 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 63317.935655 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 64532.945785 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 171937.500000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 61250 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 70663.239169 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 65632.426430 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.itb.walker 89250 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 70616.554054 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 63994.168671 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 65500.225429 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 171937.500000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 61250 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 70663.239169 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 65632.426430 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.itb.walker 89250 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 70616.554054 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 63994.168671 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 65500.225429 # average overall miss latency +system.l2c.overall_misses::cpu1.inst 4001 # number of overall misses +system.l2c.overall_misses::cpu1.data 46490 # number of overall misses +system.l2c.overall_misses::total 162302 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 302000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 150000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 491601250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 735185497 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.itb.walker 75000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 283983750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 151633750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1662931247 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 11383008 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 12410968 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 23793976 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1839921 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 1117953 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 2957874 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 6545912193 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 3449006386 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9994918579 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 302000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 150000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 491601250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 7281097690 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.itb.walker 75000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 283983750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 3600640136 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 11657849826 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 302000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 150000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 491601250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 7281097690 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.itb.walker 75000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 283983750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 3600640136 # number of overall miss cycles +system.l2c.overall_miss_latency::total 11657849826 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 4690 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 1512 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 490005 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 251761 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 3562 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 1810 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 376570 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 112888 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1242798 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 576824 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 576824 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 5277 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 3835 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 9112 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 655 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 577 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1232 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 160871 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 89893 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 250764 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 4690 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 1512 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 490005 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 412632 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 3562 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 1810 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 376570 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 202781 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1493562 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 4690 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 1512 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 490005 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 412632 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 3562 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 1810 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 376570 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 202781 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1493562 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000853 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.001323 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.013949 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.038608 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000552 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010625 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.016760 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.018068 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.755732 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.882138 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.808933 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.590840 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.830156 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.702922 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.592083 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.496123 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.557684 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000853 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.001323 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.013949 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.254389 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.itb.walker 0.000552 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010625 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.229262 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.108668 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000853 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.001323 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.013949 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.254389 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.itb.walker 0.000552 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010625 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.229262 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.108668 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 75500 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 75000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 71924.103877 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 75636.368004 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 75000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 70978.192952 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 80144.688161 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 74056.167758 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 2854.314945 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3668.627845 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 3228.052639 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 4754.317829 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 2333.931106 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 3415.558891 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 68724.209105 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 77335.449706 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 71470.382482 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 75500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 75000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 71924.103877 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 69364.266498 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.itb.walker 75000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 70978.192952 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 77449.777070 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 71828.134133 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 75500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 75000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 71924.103877 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 69364.266498 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.itb.walker 75000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 70978.192952 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 77449.777070 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 71828.134133 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -771,8 +914,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 64631 # number of writebacks -system.l2c.writebacks::total 64631 # number of writebacks +system.l2c.writebacks::writebacks 64738 # number of writebacks +system.l2c.writebacks::total 64738 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits @@ -781,149 +924,149 @@ system.l2c.overall_mshr_hits::cpu0.inst 1 # nu system.l2c.overall_mshr_hits::total 1 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 4 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 6831 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 9716 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 6834 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 9720 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 3996 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 1890 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 22440 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 3974 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 3371 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 7345 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 385 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 476 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 861 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 95136 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 44603 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 139739 # number of ReadExReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 4001 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1892 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 22454 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 3988 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 3383 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 7371 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 387 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 479 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 866 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 95249 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 44598 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 139847 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu0.dtb.walker 4 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 6831 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 104852 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 6834 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 104969 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 3996 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 46493 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 162179 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 4001 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 46490 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 162301 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu0.dtb.walker 4 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 6831 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 104852 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 6834 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 104969 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 3996 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 46493 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 162179 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 635750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 97500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 396501000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 564859249 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 76250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 231739250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 127085000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1320993999 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 39771967 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 33821856 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 73593823 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 3851884 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4768975 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 8620859 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5000986069 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2264195114 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7265181183 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 635750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 97500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 396501000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 5565845318 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 76250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 231739250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 2391280114 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 8586175182 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 635750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 97500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 396501000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 5565845318 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 76250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 231739250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 2391280114 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 8586175182 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 323836500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12647640494 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 4849500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154070543500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167046869994 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 16272049535 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 486218500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 16758268035 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 323836500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 28919690029 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 4849500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 154556762000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 183805138029 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000883 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.001389 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.013945 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.038616 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000535 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010620 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.016822 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.018072 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.754652 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.890151 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.811333 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.601562 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.826389 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.708059 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.592091 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.495853 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.557551 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000883 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.001389 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.013945 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.254319 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000535 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010620 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.229818 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.108675 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000883 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.001389 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.013945 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.254319 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000535 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010620 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.229818 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.108675 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 158937.500000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 48750 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 58044.356610 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 58137.016159 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 76250 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 57992.805305 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 67240.740741 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 58867.825267 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10008.044036 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10033.181845 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10019.581076 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10004.893506 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10018.855042 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10012.612079 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 52566.705233 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 50763.292021 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 51991.077530 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 158937.500000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 48750 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 58044.356610 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 53082.872220 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 76250 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 57992.805305 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 51433.121416 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 52942.583084 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 158937.500000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 48750 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 58044.356610 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 53082.872220 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 76250 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 57992.805305 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 51433.121416 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 52942.583084 # average overall mshr miss latency +system.l2c.overall_mshr_misses::cpu1.inst 4001 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 46490 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 162301 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 254000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 405760500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 614009497 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 62500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 233748250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 128083750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1382043497 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 39929483 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 33964367 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 73893850 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 3876386 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4797478 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 8673864 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5351778297 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2889281614 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 8241059911 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 254000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 405760500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 5965787794 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 62500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 233748250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 3017365364 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 9623103408 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 254000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 405760500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 5965787794 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 62500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 233748250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 3017365364 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 9623103408 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 344713750 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12648858491 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5098250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154081373749 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167080044240 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 16272206162 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 486212000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 16758418162 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 344713750 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 28921064653 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5098250 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 154567585749 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 183838462402 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000853 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.001323 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.013947 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.038608 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000552 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010625 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.016760 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.018067 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.755732 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.882138 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.808933 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.590840 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.830156 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.702922 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.592083 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.496123 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.557684 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000853 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.001323 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.013947 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.254389 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000552 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010625 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.229262 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.108667 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000853 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.001323 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.013947 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.254389 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000552 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010625 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.229262 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.108667 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 63500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 59373.792801 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 63169.701337 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 58422.456886 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 67697.542283 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 61549.990959 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10012.407974 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10039.718297 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10024.942342 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10016.501292 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10015.611691 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10016.009238 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 56187.238680 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 64785.004126 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 58929.114754 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 63500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 59373.792801 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 56833.806114 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 58422.456886 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 64903.535470 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 59291.707432 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 63500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 59373.792801 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 56833.806114 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 58422.456886 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 64903.535470 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 59291.707432 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -944,64 +1087,64 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.throughput 118384606 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 2504676 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2504676 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 767203 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 767203 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 576006 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 26963 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 16769 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 43732 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 262452 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 262452 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 993712 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2951029 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 5836 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 14921 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 753525 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 2879302 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 6196 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 11995 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7616516 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 31376632 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 53718524 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 5760 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 18112 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 24082060 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 27916814 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 7480 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 15128 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 137140510 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 137140510 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 4315312 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 4764811697 # Layer occupancy (ticks) +system.toL2Bus.throughput 118413539 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 2505894 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2505894 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 767205 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 767205 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 576824 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 26927 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 16847 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 43774 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 262598 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 262598 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 994053 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2951842 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 5908 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 15091 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 754073 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 2881163 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 6136 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 11790 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 7620056 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 31386872 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 53739672 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 6048 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 18760 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 24100876 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 28000722 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 7240 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 14248 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 137274438 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 137274438 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 4319300 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 4769236119 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.4 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 2217607730 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 2218068983 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 2471552710 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 2472016836 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 4396500 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 4396000 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 10394000 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 10401000 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer4.occupancy 1697838714 # Layer occupancy (ticks) +system.toL2Bus.respLayer4.occupancy 1698781961 # Layer occupancy (ticks) system.toL2Bus.respLayer4.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer5.occupancy 2214012427 # Layer occupancy (ticks) +system.toL2Bus.respLayer5.occupancy 2209782432 # Layer occupancy (ticks) system.toL2Bus.respLayer5.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 4326250 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.occupancy 4326000 # Layer occupancy (ticks) system.toL2Bus.respLayer6.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 8213499 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.occupancy 8228499 # Layer occupancy (ticks) system.toL2Bus.respLayer7.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 45439063 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 7671399 # Transaction distribution -system.iobus.trans_dist::ReadResp 7671399 # Transaction distribution +system.iobus.throughput 45405912 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 7671403 # Transaction distribution +system.iobus.trans_dist::ReadResp 7671403 # Transaction distribution system.iobus.trans_dist::WriteReq 7946 # Transaction distribution system.iobus.trans_dist::WriteResp 7946 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30448 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8060 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8066 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 740 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 742 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 496 # Packet count per connected master and slave (bytes) @@ -1021,14 +1164,14 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2382562 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2382570 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 12976128 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::total 12976128 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 15358690 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 15358698 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40166 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16120 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16132 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 1480 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 1484 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 272 # Cumulative packet size per connected master and slave (bytes) @@ -1048,18 +1191,18 @@ system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2389878 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2389894 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 51904512 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::total 51904512 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 54294390 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 54294390 # Total data (bytes) +system.iobus.tot_pkt_size::total 54294406 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 54294406 # Total data (bytes) system.iobus.reqLayer0.occupancy 21350000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 4036000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 4039000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 376000 # Layer occupancy (ticks) +system.iobus.reqLayer3.occupancy 377000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks) system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) @@ -1101,32 +1244,32 @@ system.iobus.reqLayer23.occupancy 8000 # La system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 6488064000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.5 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374616000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 2374624000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.2 # Layer utilization (%) -system.iobus.respLayer1.occupancy 17783069251 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 17778330502 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 9653247 # DTB read hits -system.cpu0.dtb.read_misses 3738 # DTB read misses -system.cpu0.dtb.write_hits 7597488 # DTB write hits -system.cpu0.dtb.write_misses 1585 # DTB write misses +system.cpu0.dtb.read_hits 9652613 # DTB read hits +system.cpu0.dtb.read_misses 3746 # DTB read misses +system.cpu0.dtb.write_hits 7596890 # DTB write hits +system.cpu0.dtb.write_misses 1582 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID system.cpu0.dtb.flush_entries 1811 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 134 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 144 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.dtb.perms_faults 204 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 9656985 # DTB read accesses -system.cpu0.dtb.write_accesses 7599073 # DTB write accesses +system.cpu0.dtb.read_accesses 9656359 # DTB read accesses +system.cpu0.dtb.write_accesses 7598472 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 17250735 # DTB hits -system.cpu0.dtb.misses 5323 # DTB misses -system.cpu0.dtb.accesses 17256058 # DTB accesses -system.cpu0.itb.inst_hits 43297764 # ITB inst hits +system.cpu0.dtb.hits 17249503 # DTB hits +system.cpu0.dtb.misses 5328 # DTB misses +system.cpu0.dtb.accesses 17254831 # DTB accesses +system.cpu0.itb.inst_hits 43298526 # ITB inst hits system.cpu0.itb.inst_misses 2205 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses @@ -1143,79 +1286,79 @@ system.cpu0.itb.domain_faults 0 # Nu system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 43299969 # ITB inst accesses -system.cpu0.itb.hits 43297764 # DTB hits +system.cpu0.itb.inst_accesses 43300731 # ITB inst accesses +system.cpu0.itb.hits 43298526 # DTB hits system.cpu0.itb.misses 2205 # DTB misses -system.cpu0.itb.accesses 43299969 # DTB accesses -system.cpu0.numCycles 2389767161 # number of cpu cycles simulated +system.cpu0.itb.accesses 43300731 # DTB accesses +system.cpu0.numCycles 2391512647 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 42570861 # Number of instructions committed -system.cpu0.committedOps 53303375 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 48060351 # Number of integer alu accesses +system.cpu0.committedInsts 42571581 # Number of instructions committed +system.cpu0.committedOps 53301862 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 48058821 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 3860 # Number of float alu accesses -system.cpu0.num_func_calls 1403492 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 5582702 # number of instructions that are conditional controls -system.cpu0.num_int_insts 48060351 # number of integer instructions +system.cpu0.num_func_calls 1403638 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 5582830 # number of instructions that are conditional controls +system.cpu0.num_int_insts 48058821 # number of integer instructions system.cpu0.num_fp_insts 3860 # number of float instructions -system.cpu0.num_int_register_reads 272449792 # number of times the integer registers were read -system.cpu0.num_int_register_writes 52270848 # number of times the integer registers were written +system.cpu0.num_int_register_reads 272440712 # number of times the integer registers were read +system.cpu0.num_int_register_writes 52270303 # number of times the integer registers were written system.cpu0.num_fp_register_reads 3022 # number of times the floating registers were read system.cpu0.num_fp_register_writes 840 # number of times the floating registers were written -system.cpu0.num_mem_refs 18020156 # number of memory refs -system.cpu0.num_load_insts 10037111 # Number of load instructions -system.cpu0.num_store_insts 7983045 # Number of store instructions -system.cpu0.num_idle_cycles 2150298949.878201 # Number of idle cycles -system.cpu0.num_busy_cycles 239468211.121800 # Number of busy cycles -system.cpu0.not_idle_fraction 0.100206 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.899794 # Percentage of idle cycles +system.cpu0.num_mem_refs 18019009 # number of memory refs +system.cpu0.num_load_insts 10036459 # Number of load instructions +system.cpu0.num_store_insts 7982550 # Number of store instructions +system.cpu0.num_idle_cycles 2151176097.904201 # Number of idle cycles +system.cpu0.num_busy_cycles 240336549.095799 # Number of busy cycles +system.cpu0.not_idle_fraction 0.100496 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.899504 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 51312 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 490078 # number of replacements -system.cpu0.icache.tags.tagsinuse 509.399401 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 42807156 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 490590 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 87.256479 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 76013480250 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.399401 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994921 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.994921 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 42807156 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 42807156 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 42807156 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 42807156 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 42807156 # number of overall hits -system.cpu0.icache.overall_hits::total 42807156 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 490591 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 490591 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 490591 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 490591 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 490591 # number of overall misses -system.cpu0.icache.overall_misses::total 490591 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6809993230 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 6809993230 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 6809993230 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 6809993230 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 6809993230 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 6809993230 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 43297747 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 43297747 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 43297747 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 43297747 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 43297747 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 43297747 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011331 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.011331 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.011331 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.011331 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.011331 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.011331 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13881.202937 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13881.202937 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13881.202937 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13881.202937 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13881.202937 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13881.202937 # average overall miss latency +system.cpu0.kern.inst.quiesce 51331 # number of quiesce instructions executed +system.cpu0.icache.tags.replacements 490259 # number of replacements +system.cpu0.icache.tags.tagsinuse 509.365280 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 42807737 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 490771 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 87.225482 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 76178400000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 509.365280 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.994854 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.994854 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 42807737 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 42807737 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 42807737 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 42807737 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 42807737 # number of overall hits +system.cpu0.icache.overall_hits::total 42807737 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 490772 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 490772 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 490772 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 490772 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 490772 # number of overall misses +system.cpu0.icache.overall_misses::total 490772 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6820513233 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 6820513233 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 6820513233 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 6820513233 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 6820513233 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 6820513233 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 43298509 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 43298509 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 43298509 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 43298509 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 43298509 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 43298509 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011335 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.011335 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.011335 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.011335 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.011335 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.011335 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13897.519078 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13897.519078 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13897.519078 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13897.519078 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13897.519078 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13897.519078 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1224,120 +1367,120 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 490591 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 490591 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 490591 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 490591 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 490591 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 490591 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5825469770 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 5825469770 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5825469770 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 5825469770 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5825469770 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 5825469770 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 415499500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 415499500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 415499500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 415499500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.011331 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.011331 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.011331 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.011331 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.011331 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.011331 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11874.391846 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11874.391846 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11874.391846 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11874.391846 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11874.391846 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11874.391846 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 490772 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 490772 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 490772 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 490772 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 490772 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 490772 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5836336767 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 5836336767 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5836336767 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 5836336767 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5836336767 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 5836336767 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 436393250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 436393250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 436393250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 436393250 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.011335 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.011335 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.011335 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.011335 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.011335 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.011335 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11892.155149 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11892.155149 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11892.155149 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11892.155149 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11892.155149 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11892.155149 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 406634 # number of replacements -system.cpu0.dcache.tags.tagsinuse 471.214045 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 15967998 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 407146 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 39.219341 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 643231250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 471.214045 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.920340 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.920340 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 9137347 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 9137347 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 6494912 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 6494912 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 156532 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 156532 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 159004 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 159004 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 15632259 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 15632259 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 15632259 # number of overall hits -system.cpu0.dcache.overall_hits::total 15632259 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 263669 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 263669 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 176685 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 176685 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9910 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 9910 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7384 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7384 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 440354 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 440354 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 440354 # number of overall misses -system.cpu0.dcache.overall_misses::total 440354 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 3876875497 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 3876875497 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7541622539 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 7541622539 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 98733750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 98733750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 40506385 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 40506385 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 11418498036 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 11418498036 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 11418498036 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 11418498036 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 9401016 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 9401016 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 6671597 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 6671597 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 166442 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 166442 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 166388 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 166388 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 16072613 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 16072613 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 16072613 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 16072613 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.028047 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.028047 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.026483 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.026483 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059540 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059540 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.044378 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.044378 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.027398 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.027398 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.027398 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.027398 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14703.569616 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14703.569616 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 42683.999994 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 42683.999994 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 9963.042381 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9963.042381 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5485.696777 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5485.696777 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25930.269819 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 25930.269819 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 25930.269819 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 25930.269819 # average overall miss latency +system.cpu0.dcache.tags.replacements 407019 # number of replacements +system.cpu0.dcache.tags.tagsinuse 470.951702 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 15966189 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 407531 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 39.177852 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 666436250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 470.951702 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.919828 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.919828 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 9136364 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 9136364 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 6494337 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 6494337 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 156491 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 156491 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 158920 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 158920 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 15630701 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 15630701 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 15630701 # number of overall hits +system.cpu0.dcache.overall_hits::total 15630701 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 264039 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 264039 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 176698 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 176698 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9925 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 9925 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7429 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7429 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 440737 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 440737 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 440737 # number of overall misses +system.cpu0.dcache.overall_misses::total 440737 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 3925412746 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 3925412746 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7893125788 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 7893125788 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 98805250 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 98805250 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 40843887 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 40843887 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 11818538534 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 11818538534 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 11818538534 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 11818538534 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 9400403 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 9400403 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 6671035 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 6671035 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 166416 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 166416 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 166349 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 166349 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 16071438 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 16071438 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 16071438 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 16071438 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.028088 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.028088 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.026487 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.026487 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059640 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059640 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.044659 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.044659 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.027424 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.027424 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.027424 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.027424 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14866.791444 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14866.791444 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 44670.147868 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 44670.147868 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 9955.188917 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 9955.188917 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 5497.898371 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 5497.898371 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 26815.399057 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 26815.399057 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 26815.399057 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 26815.399057 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1346,66 +1489,66 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 376568 # number of writebacks -system.cpu0.dcache.writebacks::total 376568 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 263669 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 263669 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 176685 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 176685 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 9910 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 9910 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7379 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7379 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 440354 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 440354 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 440354 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 440354 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 3344880503 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3344880503 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7142186461 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7142186461 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 78848250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 78848250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 25751615 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 25751615 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.writebacks::writebacks 376552 # number of writebacks +system.cpu0.dcache.writebacks::total 376552 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 264039 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 264039 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 176698 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 176698 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 9925 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 9925 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7424 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7424 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 440737 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 440737 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 440737 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 440737 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 3395057254 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3395057254 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7495344212 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7495344212 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 78904750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 78904750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 25999113 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 25999113 # number of StoreCondReq MSHR miss cycles system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 2000 # number of StoreCondFailReq MSHR miss cycles system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 2000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10487066964 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 10487066964 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10487066964 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 10487066964 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13764220500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13764220500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 25807115461 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 25807115461 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 39571335961 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 39571335961 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028047 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.028047 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.026483 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.026483 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.059540 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.059540 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.044348 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.044348 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027398 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.027398 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.027398 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.027398 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12685.907342 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12685.907342 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40423.275666 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40423.275666 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7956.432896 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7956.432896 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 3489.851606 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 3489.851606 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 10890401466 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 10890401466 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 10890401466 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 10890401466 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13765517500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13765517500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 25807250835 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 25807250835 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 39572768335 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 39572768335 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028088 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.028088 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.026487 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.026487 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.059640 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.059640 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.044629 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.044629 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027424 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.027424 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.027424 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.027424 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12858.165854 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12858.165854 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42418.953310 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42418.953310 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 7950.100756 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7950.100756 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 3502.035695 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 3502.035695 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 23815.082783 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23815.082783 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 23815.082783 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23815.082783 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24709.523970 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24709.523970 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24709.523970 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24709.523970 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1415,26 +1558,26 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 5705173 # DTB read hits -system.cpu1.dtb.read_misses 3576 # DTB read misses -system.cpu1.dtb.write_hits 3872049 # DTB write hits -system.cpu1.dtb.write_misses 645 # DTB write misses +system.cpu1.dtb.read_hits 5708064 # DTB read hits +system.cpu1.dtb.read_misses 3582 # DTB read misses +system.cpu1.dtb.write_hits 3874465 # DTB write hits +system.cpu1.dtb.write_misses 647 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID system.cpu1.dtb.flush_entries 1989 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 144 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 142 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.dtb.perms_faults 248 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 5708749 # DTB read accesses -system.cpu1.dtb.write_accesses 3872694 # DTB write accesses +system.cpu1.dtb.read_accesses 5711646 # DTB read accesses +system.cpu1.dtb.write_accesses 3875112 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 9577222 # DTB hits -system.cpu1.dtb.misses 4221 # DTB misses -system.cpu1.dtb.accesses 9581443 # DTB accesses -system.cpu1.itb.inst_hits 19377969 # ITB inst hits +system.cpu1.dtb.hits 9582529 # DTB hits +system.cpu1.dtb.misses 4229 # DTB misses +system.cpu1.dtb.accesses 9586758 # DTB accesses +system.cpu1.itb.inst_hits 19382020 # ITB inst hits system.cpu1.itb.inst_misses 2171 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses @@ -1451,79 +1594,79 @@ system.cpu1.itb.domain_faults 0 # Nu system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 19380140 # ITB inst accesses -system.cpu1.itb.hits 19377969 # DTB hits +system.cpu1.itb.inst_accesses 19384191 # ITB inst accesses +system.cpu1.itb.hits 19382020 # DTB hits system.cpu1.itb.misses 2171 # DTB misses -system.cpu1.itb.accesses 19380140 # DTB accesses -system.cpu1.numCycles 2388332817 # number of cpu cycles simulated +system.cpu1.itb.accesses 19384191 # DTB accesses +system.cpu1.numCycles 2390063941 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 18797412 # Number of instructions committed -system.cpu1.committedOps 24898830 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 22263010 # Number of integer alu accesses +system.cpu1.committedInsts 18801432 # Number of instructions committed +system.cpu1.committedOps 24909061 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 22272671 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 6793 # Number of float alu accesses -system.cpu1.num_func_calls 796668 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 2514459 # number of instructions that are conditional controls -system.cpu1.num_int_insts 22263010 # number of integer instructions +system.cpu1.num_func_calls 796781 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 2514806 # number of instructions that are conditional controls +system.cpu1.num_int_insts 22272671 # number of integer instructions system.cpu1.num_fp_insts 6793 # number of float instructions -system.cpu1.num_int_register_reads 130745617 # number of times the integer registers were read -system.cpu1.num_int_register_writes 23316317 # number of times the integer registers were written +system.cpu1.num_int_register_reads 130802029 # number of times the integer registers were read +system.cpu1.num_int_register_writes 23323968 # number of times the integer registers were written system.cpu1.num_fp_register_reads 4535 # number of times the floating registers were read system.cpu1.num_fp_register_writes 2260 # number of times the floating registers were written -system.cpu1.num_mem_refs 10012651 # number of memory refs -system.cpu1.num_load_insts 5981805 # Number of load instructions -system.cpu1.num_store_insts 4030846 # Number of store instructions -system.cpu1.num_idle_cycles 1968708722.646828 # Number of idle cycles -system.cpu1.num_busy_cycles 419624094.353172 # Number of busy cycles -system.cpu1.not_idle_fraction 0.175697 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.824303 # Percentage of idle cycles +system.cpu1.num_mem_refs 10017952 # number of memory refs +system.cpu1.num_load_insts 5984754 # Number of load instructions +system.cpu1.num_store_insts 4033198 # Number of store instructions +system.cpu1.num_idle_cycles 1969143633.381917 # Number of idle cycles +system.cpu1.num_busy_cycles 420920307.618083 # Number of busy cycles +system.cpu1.not_idle_fraction 0.176113 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.823887 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 39053 # number of quiesce instructions executed -system.cpu1.icache.tags.replacements 376539 # number of replacements -system.cpu1.icache.tags.tagsinuse 474.945138 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 19000914 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 377051 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 50.393485 # Average number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 327002273500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 474.945138 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.927627 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.927627 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 19000914 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 19000914 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 19000914 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 19000914 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 19000914 # number of overall hits -system.cpu1.icache.overall_hits::total 19000914 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 377051 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 377051 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 377051 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 377051 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 377051 # number of overall misses -system.cpu1.icache.overall_misses::total 377051 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5154764964 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 5154764964 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 5154764964 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 5154764964 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 5154764964 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 5154764964 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 19377965 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 19377965 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 19377965 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 19377965 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 19377965 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 19377965 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.019458 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.019458 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.019458 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.019458 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.019458 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.019458 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13671.267187 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13671.267187 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13671.267187 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13671.267187 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13671.267187 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13671.267187 # average overall miss latency +system.cpu1.kern.inst.quiesce 39084 # number of quiesce instructions executed +system.cpu1.icache.tags.replacements 376793 # number of replacements +system.cpu1.icache.tags.tagsinuse 474.907040 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 19004711 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 377305 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 50.369624 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 327169943500 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 474.907040 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.927553 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.927553 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 19004711 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 19004711 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 19004711 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 19004711 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 19004711 # number of overall hits +system.cpu1.icache.overall_hits::total 19004711 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 377305 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 377305 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 377305 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 377305 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 377305 # number of overall misses +system.cpu1.icache.overall_misses::total 377305 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 5159789711 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 5159789711 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 5159789711 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 5159789711 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 5159789711 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 5159789711 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 19382016 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 19382016 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 19382016 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 19382016 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 19382016 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 19382016 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.019467 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.019467 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.019467 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.019467 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.019467 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.019467 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13675.381219 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13675.381219 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13675.381219 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13675.381219 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13675.381219 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13675.381219 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1532,120 +1675,120 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 377051 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 377051 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 377051 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 377051 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 377051 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 377051 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 4398685536 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 4398685536 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 4398685536 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 4398685536 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 4398685536 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 4398685536 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 6184500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 6184500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 6184500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 6184500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.019458 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.019458 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.019458 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.019458 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.019458 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.019458 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11666.022729 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11666.022729 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11666.022729 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11666.022729 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11666.022729 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11666.022729 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 377305 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 377305 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 377305 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 377305 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 377305 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 377305 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 4403600289 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 4403600289 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 4403600289 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 4403600289 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 4403600289 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 4403600289 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 6432750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 6432750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 6432750 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 6432750 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.019467 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.019467 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.019467 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.019467 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.019467 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.019467 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11671.195158 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11671.195158 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11671.195158 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11671.195158 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11671.195158 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11671.195158 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.tags.replacements 220336 # number of replacements -system.cpu1.dcache.tags.tagsinuse 471.526784 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 8228665 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 220703 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 37.283884 # Average number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 106211109000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 471.526784 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.920951 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.920951 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 4388185 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 4388185 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 3672248 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 3672248 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 73451 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 73451 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 73727 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 73727 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 8060433 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 8060433 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 8060433 # number of overall hits -system.cpu1.dcache.overall_hits::total 8060433 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 133748 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 133748 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 112730 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 112730 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 9735 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 9735 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 9394 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 9394 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 246478 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 246478 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 246478 # number of overall misses -system.cpu1.dcache.overall_misses::total 246478 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1649486235 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 1649486235 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 3739097468 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 3739097468 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 77937249 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 77937249 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 49168975 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 49168975 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 5388583703 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 5388583703 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 5388583703 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 5388583703 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 4521933 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 4521933 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 3784978 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 3784978 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 83186 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 83186 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 83121 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 83121 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 8306911 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 8306911 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 8306911 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 8306911 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.029578 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.029578 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.029784 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.029784 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.117027 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.117027 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.113016 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.113016 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.029671 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.029671 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.029671 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.029671 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12332.791780 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 12332.791780 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33168.610556 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 33168.610556 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 8005.880740 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 8005.880740 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5234.082925 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5234.082925 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 21862.331336 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 21862.331336 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 21862.331336 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 21862.331336 # average overall miss latency +system.cpu1.dcache.tags.replacements 220883 # number of replacements +system.cpu1.dcache.tags.tagsinuse 471.477381 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 8233318 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 221230 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 37.216101 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 106377423000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.data 471.477381 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.920854 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.920854 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 4390672 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 4390672 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 3674527 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 3674527 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 73485 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 73485 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 73732 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 73732 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 8065199 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 8065199 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 8065199 # number of overall hits +system.cpu1.dcache.overall_hits::total 8065199 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 134090 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 134090 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 112827 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 112827 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 9762 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 9762 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 9429 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 9429 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 246917 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 246917 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 246917 # number of overall misses +system.cpu1.dcache.overall_misses::total 246917 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1656976729 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 1656976729 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 4353399476 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 4353399476 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 77544499 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 77544499 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 49349978 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 49349978 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 6010376205 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 6010376205 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 6010376205 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 6010376205 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 4524762 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 4524762 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 3787354 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 3787354 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 83247 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 83247 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 83161 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 83161 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 8312116 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 8312116 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 8312116 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 8312116 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.029635 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.029635 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.029790 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.029790 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.117265 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.117265 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.113382 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.113382 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.029706 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.029706 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.029706 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.029706 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12357.198367 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 12357.198367 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 38584.731279 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 38584.731279 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 7943.505327 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 7943.505327 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5233.850673 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5233.850673 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24341.686498 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 24341.686498 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24341.686498 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 24341.686498 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1654,66 +1797,66 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 199438 # number of writebacks -system.cpu1.dcache.writebacks::total 199438 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 133748 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 133748 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 112730 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 112730 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 9735 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 9735 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 9393 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 9393 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 246478 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 246478 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 246478 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 246478 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1381071765 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1381071765 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 3492633532 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 3492633532 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 58449751 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 58449751 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 30384025 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 30384025 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.writebacks::writebacks 200272 # number of writebacks +system.cpu1.dcache.writebacks::total 200272 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 134090 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 134090 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 112827 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 112827 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 9762 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 9762 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 9426 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 9426 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 246917 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 246917 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 246917 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 246917 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1388441271 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1388441271 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 4117774524 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 4117774524 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 58015501 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 58015501 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 30499022 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 30499022 # number of StoreCondReq MSHR miss cycles system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 1000 # number of StoreCondFailReq MSHR miss cycles system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 4873705297 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 4873705297 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 4873705297 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 4873705297 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168372112000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168372112000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 531034000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 531034000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 168903146000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 168903146000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.029578 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.029578 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.029784 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.029784 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.117027 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.117027 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.113004 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.113004 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.029671 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.029671 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.029671 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.029671 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10325.924612 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10325.924612 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30982.289825 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30982.289825 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 6004.083308 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6004.083308 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3234.751943 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3234.751943 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 5506215795 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 5506215795 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 5506215795 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 5506215795 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168382941250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168382941250 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 531038000 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 531038000 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 168913979250 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 168913979250 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.029635 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.029635 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.029790 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.029790 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.117265 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.117265 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.113346 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.113346 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.029706 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.029706 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.029706 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.029706 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10354.547476 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10354.547476 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36496.357468 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36496.357468 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 5942.993342 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 5942.993342 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3235.627201 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3235.627201 # average StoreCondReq mshr miss latency system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19773.388688 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19773.388688 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19773.388688 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19773.388688 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22299.865117 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22299.865117 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22299.865117 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22299.865117 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -1735,10 +1878,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 618710198251 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 618710198251 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 618710198251 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 618710198251 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 651875253502 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 651875253502 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 651875253502 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 651875253502 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt index efd49eb78..50a428e90 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt @@ -1,130 +1,132 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.615716 # Number of seconds simulated -sim_ticks 2615716222000 # Number of ticks simulated -final_tick 2615716222000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.616536 # Number of seconds simulated +sim_ticks 2616536483000 # Number of ticks simulated +final_tick 2616536483000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 250038 # Simulator instruction rate (inst/s) -host_op_rate 318184 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 10864403710 # Simulator tick rate (ticks/s) -host_mem_usage 394540 # Number of bytes of host memory used -host_seconds 240.76 # Real time elapsed on the host -sim_insts 60199078 # Number of instructions simulated -sim_ops 76605946 # Number of ops (including micro ops) simulated +host_inst_rate 552343 # Simulator instruction rate (inst/s) +host_op_rate 702879 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 24008008080 # Simulator tick rate (ticks/s) +host_mem_usage 395660 # Number of bytes of host memory used +host_seconds 108.99 # Real time elapsed on the host +sim_insts 60197580 # Number of instructions simulated +sim_ops 76603973 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory system.physmem.bytes_read::cpu.dtb.walker 320 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 704928 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093712 # Number of bytes read from this memory -system.physmem.bytes_read::total 132482480 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 704928 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 704928 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3710144 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.inst 703904 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9089744 # Number of bytes read from this memory +system.physmem.bytes_read::total 132477488 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 703904 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 703904 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3706176 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6726216 # Number of bytes written to this memory +system.physmem.bytes_written::total 6722248 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15335424 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.dtb.walker 5 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 17217 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142123 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15494771 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 57971 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.inst 17201 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142061 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15494693 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 57909 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 811989 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 46902409 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 811927 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 46887705 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.dtb.walker 122 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 49 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 269497 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3476567 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50648644 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 269497 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 269497 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1418405 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1153058 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2571462 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1418405 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 46902409 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 269021 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3473960 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 50630858 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 269021 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 269021 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1416443 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1152696 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2569140 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1416443 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 46887705 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.dtb.walker 122 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 269497 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4629625 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53220107 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15494771 # Total number of read requests accepted by DRAM controller -system.physmem.writeReqs 811989 # Total number of write requests accepted by DRAM controller -system.physmem.readBursts 15494771 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts -system.physmem.writeBursts 811989 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts -system.physmem.bytesRead 991665344 # Total number of bytes read from memory -system.physmem.bytesWritten 51967296 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 132482480 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6726216 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 1656 # Number of DRAM read bursts serviced by write Q -system.physmem.neitherReadNorWrite 4515 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 968108 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 967905 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 967771 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 967944 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 974355 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 968114 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 967591 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 967671 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 968519 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 968300 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 967957 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 967810 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 967935 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 967629 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 967816 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 967690 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 6734 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 6600 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 6526 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 6493 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 6702 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 6993 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 6729 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 6823 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7180 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 6976 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 6694 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 6614 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 6691 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 6338 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 6636 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 6497 # Track writes on a per bank basis -system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 2615711849000 # Total gap between requests -system.physmem.readPktSize::0 0 # Categorize read packet sizes -system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 6652 # Categorize read packet sizes -system.physmem.readPktSize::3 15335424 # Categorize read packet sizes -system.physmem.readPktSize::4 0 # Categorize read packet sizes -system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 152695 # Categorize read packet sizes -system.physmem.writePktSize::0 0 # Categorize write packet sizes -system.physmem.writePktSize::1 0 # Categorize write packet sizes -system.physmem.writePktSize::2 754018 # Categorize write packet sizes -system.physmem.writePktSize::3 0 # Categorize write packet sizes -system.physmem.writePktSize::4 0 # Categorize write packet sizes -system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 57971 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 1137574 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 984079 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 1018155 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3783404 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2827794 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2821787 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2781992 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 18262 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 15752 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 29208 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 42299 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 28515 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1143 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1054 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1034 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1015 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 48 # What read queue length does an incoming req see +system.physmem.bw_total::cpu.inst 269021 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4626657 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53199998 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15494693 # Number of read requests accepted +system.physmem.writeReqs 811927 # Number of write requests accepted +system.physmem.readBursts 15494693 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 811927 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 991555264 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 105088 # Total number of bytes read from write queue +system.physmem.bytesWritten 6843648 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 132477488 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6722248 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1642 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 704975 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4515 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 967983 # Per bank write bursts +system.physmem.perBankRdBursts::1 967714 # Per bank write bursts +system.physmem.perBankRdBursts::2 967672 # Per bank write bursts +system.physmem.perBankRdBursts::3 967769 # Per bank write bursts +system.physmem.perBankRdBursts::4 974609 # Per bank write bursts +system.physmem.perBankRdBursts::5 968229 # Per bank write bursts +system.physmem.perBankRdBursts::6 967807 # Per bank write bursts +system.physmem.perBankRdBursts::7 967736 # Per bank write bursts +system.physmem.perBankRdBursts::8 968546 # Per bank write bursts +system.physmem.perBankRdBursts::9 968137 # Per bank write bursts +system.physmem.perBankRdBursts::10 967949 # Per bank write bursts +system.physmem.perBankRdBursts::11 967746 # Per bank write bursts +system.physmem.perBankRdBursts::12 967851 # Per bank write bursts +system.physmem.perBankRdBursts::13 967741 # Per bank write bursts +system.physmem.perBankRdBursts::14 967766 # Per bank write bursts +system.physmem.perBankRdBursts::15 967796 # Per bank write bursts +system.physmem.perBankWrBursts::0 6610 # Per bank write bursts +system.physmem.perBankWrBursts::1 6410 # Per bank write bursts +system.physmem.perBankWrBursts::2 6422 # Per bank write bursts +system.physmem.perBankWrBursts::3 6344 # Per bank write bursts +system.physmem.perBankWrBursts::4 6906 # Per bank write bursts +system.physmem.perBankWrBursts::5 7096 # Per bank write bursts +system.physmem.perBankWrBursts::6 6901 # Per bank write bursts +system.physmem.perBankWrBursts::7 6892 # Per bank write bursts +system.physmem.perBankWrBursts::8 7193 # Per bank write bursts +system.physmem.perBankWrBursts::9 6845 # Per bank write bursts +system.physmem.perBankWrBursts::10 6667 # Per bank write bursts +system.physmem.perBankWrBursts::11 6550 # Per bank write bursts +system.physmem.perBankWrBursts::12 6596 # Per bank write bursts +system.physmem.perBankWrBursts::13 6392 # Per bank write bursts +system.physmem.perBankWrBursts::14 6532 # Per bank write bursts +system.physmem.perBankWrBursts::15 6576 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 2616532122000 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 6652 # Read request sizes (log2) +system.physmem.readPktSize::3 15335424 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 152617 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 754018 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 57909 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1265330 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1118297 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 1122310 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3740106 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2667387 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2661184 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2667924 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 52364 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 54482 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 20799 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 20747 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 20660 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 20420 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 20349 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 20284 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 20256 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 152 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -140,29 +142,29 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4662 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 4863 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4862 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4862 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4863 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 4862 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 4862 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 4862 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4862 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see @@ -172,281 +174,478 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 38068 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 26227.310287 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 2428.378300 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 31656.989485 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64-127 5540 14.55% 14.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-191 3323 8.73% 23.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192-255 2175 5.71% 29.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-319 1668 4.38% 33.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320-383 1160 3.05% 36.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-447 1060 2.78% 39.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448-511 828 2.18% 41.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-575 781 2.05% 43.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576-639 514 1.35% 44.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-703 493 1.30% 46.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704-767 417 1.10% 47.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-831 450 1.18% 48.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832-895 283 0.74% 49.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-959 279 0.73% 49.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960-1023 185 0.49% 50.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1087 195 0.51% 50.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088-1151 134 0.35% 51.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152-1215 139 0.37% 51.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216-1279 114 0.30% 51.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280-1343 94 0.25% 52.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344-1407 76 0.20% 52.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408-1471 150 0.39% 52.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472-1535 792 2.08% 54.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536-1599 203 0.53% 55.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600-1663 136 0.36% 55.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664-1727 113 0.30% 55.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728-1791 91 0.24% 56.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792-1855 85 0.22% 56.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856-1919 60 0.16% 56.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920-1983 34 0.09% 56.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984-2047 44 0.12% 56.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048-2111 48 0.13% 56.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112-2175 31 0.08% 56.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176-2239 35 0.09% 57.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240-2303 24 0.06% 57.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304-2367 25 0.07% 57.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368-2431 18 0.05% 57.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432-2495 18 0.05% 57.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496-2559 21 0.06% 57.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560-2623 13 0.03% 57.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624-2687 5 0.01% 57.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688-2751 11 0.03% 57.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752-2815 8 0.02% 57.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816-2879 15 0.04% 57.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880-2943 17 0.04% 57.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944-3007 7 0.02% 57.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008-3071 7 0.02% 57.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072-3135 18 0.05% 57.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136-3199 8 0.02% 57.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200-3263 8 0.02% 57.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264-3327 10 0.03% 57.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328-3391 16 0.04% 57.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392-3455 6 0.02% 57.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456-3519 11 0.03% 57.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520-3583 6 0.02% 57.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584-3647 5 0.01% 57.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648-3711 5 0.01% 57.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712-3775 7 0.02% 57.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776-3839 6 0.02% 57.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840-3903 6 0.02% 57.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904-3967 6 0.02% 57.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968-4031 9 0.02% 57.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032-4095 9 0.02% 57.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096-4159 42 0.11% 58.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160-4223 2 0.01% 58.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224-4287 4 0.01% 58.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288-4351 4 0.01% 58.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352-4415 8 0.02% 58.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416-4479 6 0.02% 58.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480-4543 4 0.01% 58.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544-4607 5 0.01% 58.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608-4671 5 0.01% 58.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672-4735 6 0.02% 58.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736-4799 2 0.01% 58.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800-4863 1 0.00% 58.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864-4927 6 0.02% 58.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928-4991 1 0.00% 58.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992-5055 3 0.01% 58.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056-5119 2 0.01% 58.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120-5183 10 0.03% 58.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184-5247 1 0.00% 58.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248-5311 2 0.01% 58.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312-5375 5 0.01% 58.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376-5439 5 0.01% 58.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440-5503 2 0.01% 58.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504-5567 3 0.01% 58.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568-5631 3 0.01% 58.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696-5759 2 0.01% 58.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760-5823 3 0.01% 58.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888-5951 1 0.00% 58.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952-6015 2 0.01% 58.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080-6143 2 0.01% 58.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144-6207 2 0.01% 58.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272-6335 2 0.01% 58.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336-6399 1 0.00% 58.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464-6527 4 0.01% 58.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528-6591 1 0.00% 58.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592-6655 1 0.00% 58.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656-6719 1 0.00% 58.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720-6783 6 0.02% 58.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784-6847 16 0.04% 58.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848-6911 4 0.01% 58.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6976-7039 4 0.01% 58.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7040-7103 4 0.01% 58.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7104-7167 1 0.00% 58.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7168-7231 4 0.01% 58.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7232-7295 2 0.01% 58.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7360-7423 2 0.01% 58.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7424-7487 3 0.01% 58.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7488-7551 2 0.01% 58.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7552-7615 3 0.01% 58.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7616-7679 4 0.01% 58.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7680-7743 5 0.01% 58.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7744-7807 2 0.01% 58.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7808-7871 1 0.00% 58.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872-7935 6 0.02% 58.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7936-7999 7 0.02% 58.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8000-8063 6 0.02% 58.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8064-8127 8 0.02% 58.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128-8191 8 0.02% 58.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8192-8255 328 0.86% 59.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8256-8319 1 0.00% 59.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8448-8511 24 0.06% 59.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8512-8575 141 0.37% 59.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8576-8639 169 0.44% 60.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8704-8767 1 0.00% 60.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8768-8831 1 0.00% 60.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8832-8895 2 0.01% 60.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8960-9023 3 0.01% 60.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9216-9279 3 0.01% 60.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::9472-9535 1 0.00% 60.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::10240-10303 4 0.01% 60.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11520-11583 1 0.00% 60.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::11904-11967 1 0.00% 60.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12032-12095 2 0.01% 60.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::12928-12991 1 0.00% 60.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13056-13119 4 0.01% 60.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13184-13247 1 0.00% 60.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13312-13375 1 0.00% 60.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13824-13887 1 0.00% 60.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::13952-14015 1 0.00% 60.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14336-14399 4 0.01% 60.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14592-14655 1 0.00% 60.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::14976-15039 1 0.00% 60.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::15872-15935 1 0.00% 60.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16128-16191 2 0.01% 60.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16384-16447 1 0.00% 60.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::16640-16703 1 0.00% 60.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17152-17215 1 0.00% 60.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17408-17471 3 0.01% 60.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::17664-17727 1 0.00% 60.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18176-18239 2 0.01% 60.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18432-18495 5 0.01% 60.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::18624-18687 1 0.00% 60.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19200-19263 1 0.00% 60.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19328-19391 1 0.00% 60.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::19456-19519 3 0.01% 60.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20224-20287 1 0.00% 60.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20352-20415 1 0.00% 60.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::20480-20543 1 0.00% 60.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::21760-21823 1 0.00% 60.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22016-22079 2 0.01% 60.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22144-22207 1 0.00% 60.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22272-22335 1 0.00% 60.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::22784-22847 1 0.00% 60.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23040-23103 1 0.00% 60.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23168-23231 1 0.00% 60.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23296-23359 1 0.00% 60.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::23552-23615 4 0.01% 60.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24064-24127 1 0.00% 60.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24192-24255 1 0.00% 60.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24320-24383 3 0.01% 60.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24576-24639 1 0.00% 60.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::24832-24895 1 0.00% 60.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25088-25151 1 0.00% 60.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25344-25407 1 0.00% 60.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25600-25663 1 0.00% 60.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::25728-25791 1 0.00% 60.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26624-26687 1 0.00% 60.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::26880-26943 2 0.01% 60.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27392-27455 2 0.01% 60.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::27648-27711 4 0.01% 60.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28160-28223 2 0.01% 60.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28416-28479 1 0.00% 60.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28672-28735 2 0.01% 60.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::28800-28863 1 0.00% 60.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29184-29247 3 0.01% 60.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29440-29503 1 0.00% 60.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29696-29759 3 0.01% 60.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::29952-30015 1 0.00% 60.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30208-30271 1 0.00% 60.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30336-30399 1 0.00% 60.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30720-30783 1 0.00% 60.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::30976-31039 1 0.00% 60.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31104-31167 1 0.00% 60.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31168-31231 1 0.00% 60.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31232-31295 2 0.01% 60.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31360-31423 1 0.00% 60.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31488-31551 2 0.01% 60.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31680-31743 1 0.00% 60.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::31744-31807 6 0.02% 60.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32000-32063 1 0.00% 60.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::32256-32319 1 0.00% 60.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33024-33087 16 0.04% 60.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33152-33215 19 0.05% 60.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33280-33343 23 0.06% 60.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::33536-33599 1 0.00% 60.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::34816-34879 1 0.00% 60.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::35840-35903 1 0.00% 60.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36352-36415 2 0.01% 60.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::36864-36927 1 0.00% 60.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::37888-37951 1 0.00% 60.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::40192-40255 1 0.00% 60.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41216-41279 2 0.01% 60.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41728-41791 1 0.00% 60.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::41984-42047 1 0.00% 60.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::43264-43327 1 0.00% 60.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46080-46143 1 0.00% 60.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46336-46399 1 0.00% 60.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::46528-46591 1 0.00% 60.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47104-47167 3 0.01% 60.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::47872-47935 1 0.00% 60.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48128-48191 1 0.00% 60.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48384-48447 1 0.00% 60.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::48896-48959 1 0.00% 60.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::49664-49727 1 0.00% 60.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::51200-51263 2 0.01% 60.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::52224-52287 2 0.01% 60.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::56320-56383 1 0.00% 60.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::56576-56639 1 0.00% 60.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::57344-57407 1 0.00% 60.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::57600-57663 1 0.00% 60.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::58368-58431 2 0.01% 60.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::60416-60479 1 0.00% 60.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::60672-60735 1 0.00% 60.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::61184-61247 1 0.00% 60.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::61696-61759 1 0.00% 60.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::63488-63551 1 0.00% 60.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65024-65087 190 0.50% 61.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65088-65151 6 0.02% 61.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65216-65279 6 0.02% 61.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65280-65343 1 0.00% 61.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65472-65535 1 0.00% 61.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::65536-65599 14664 38.52% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::67392-67455 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::69760-69823 1 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::71744-71807 2 0.01% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::73984-74047 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::420352-420415 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 38068 # Bytes accessed per row activation -system.physmem.totQLat 296768605750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 390592239500 # Sum of mem lat for all requests -system.physmem.totBusLat 77465575000 # Total cycles spent in databus access -system.physmem.totBankLat 16358058750 # Total cycles spent in bank access -system.physmem.avgQLat 19154.87 # Average queueing delay per request -system.physmem.avgBankLat 1055.83 # Average bank access latency per request -system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 25210.70 # Average memory access latency -system.physmem.avgRdBW 379.12 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 19.87 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 50.65 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 2.57 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 3.12 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.15 # Average read queue length over time -system.physmem.avgWrQLen 13.76 # Average write queue length over time -system.physmem.readRowHits 15468398 # Number of row buffer hits during reads -system.physmem.writeRowHits 93875 # Number of row buffer hits during writes -system.physmem.readRowHitRate 99.84 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 11.56 # Row buffer hit rate for writes -system.physmem.avgGap 160406.60 # Average gap between requests +system.physmem.bytesPerActivate::samples 89727 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 11127.069087 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 1028.273701 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 16706.873806 # Bytes accessed per row activation +system.physmem.bytesPerActivate::64-71 23194 25.85% 25.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-135 14559 16.23% 42.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::192-199 2860 3.19% 45.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-263 2118 2.36% 47.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::320-327 1356 1.51% 49.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-391 1216 1.36% 50.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::448-455 947 1.06% 51.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-519 1180 1.32% 52.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::576-583 650 0.72% 53.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-647 587 0.65% 54.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::704-711 521 0.58% 54.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-775 703 0.78% 55.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::832-839 336 0.37% 55.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-903 268 0.30% 56.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::960-967 216 0.24% 56.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1031 509 0.57% 57.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1088-1095 151 0.17% 57.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1152-1159 159 0.18% 57.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1216-1223 138 0.15% 57.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1280-1287 229 0.26% 57.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1344-1351 105 0.12% 57.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1408-1415 2288 2.55% 60.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1472-1479 101 0.11% 60.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1536-1543 246 0.27% 60.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1600-1607 69 0.08% 60.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1664-1671 53 0.06% 61.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1728-1735 41 0.05% 61.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1792-1799 188 0.21% 61.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1856-1863 32 0.04% 61.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1920-1927 26 0.03% 61.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1984-1991 28 0.03% 61.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2048-2055 180 0.20% 61.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2112-2119 16 0.02% 61.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2176-2183 28 0.03% 61.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2240-2247 12 0.01% 61.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2304-2311 150 0.17% 61.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2368-2375 18 0.02% 61.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2432-2439 17 0.02% 61.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2496-2503 27 0.03% 61.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2560-2567 112 0.12% 62.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2624-2631 10 0.01% 62.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2688-2695 11 0.01% 62.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2752-2759 11 0.01% 62.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2816-2823 157 0.17% 62.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2880-2887 13 0.01% 62.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2944-2951 16 0.02% 62.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3008-3015 13 0.01% 62.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3072-3079 359 0.40% 62.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3136-3143 14 0.02% 62.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3200-3207 18 0.02% 62.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3264-3271 14 0.02% 62.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3328-3335 100 0.11% 62.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3392-3399 13 0.01% 62.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3456-3463 18 0.02% 62.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3520-3527 9 0.01% 62.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3584-3591 89 0.10% 62.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3648-3655 10 0.01% 62.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3712-3719 18 0.02% 63.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3776-3783 39 0.04% 63.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3840-3847 147 0.16% 63.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3904-3911 12 0.01% 63.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::3968-3975 13 0.01% 63.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4032-4039 10 0.01% 63.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4096-4103 177 0.20% 63.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4160-4167 8 0.01% 63.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4224-4231 12 0.01% 63.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4288-4295 6 0.01% 63.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4352-4359 149 0.17% 63.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4416-4423 6 0.01% 63.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4480-4487 10 0.01% 63.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4544-4551 9 0.01% 63.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4608-4615 161 0.18% 63.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4672-4679 7 0.01% 63.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4736-4743 6 0.01% 63.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4800-4807 11 0.01% 63.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4864-4871 82 0.09% 63.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4928-4935 7 0.01% 63.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::4992-4999 13 0.01% 63.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5056-5063 7 0.01% 63.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5120-5127 497 0.55% 64.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5184-5191 11 0.01% 64.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5248-5255 8 0.01% 64.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5312-5319 7 0.01% 64.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5376-5383 18 0.02% 64.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5440-5447 18 0.02% 64.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5504-5511 64 0.07% 64.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5568-5575 10 0.01% 64.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5632-5639 138 0.15% 64.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5696-5703 1 0.00% 64.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5824-5831 1 0.00% 64.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5888-5895 89 0.10% 64.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::5952-5959 1 0.00% 64.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6016-6023 2 0.00% 64.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6144-6151 276 0.31% 65.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6208-6215 1 0.00% 65.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6400-6407 33 0.04% 65.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6528-6535 3 0.00% 65.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6592-6599 1 0.00% 65.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6656-6663 146 0.16% 65.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6720-6727 1 0.00% 65.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::6912-6919 83 0.09% 65.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7040-7047 5 0.01% 65.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7168-7175 526 0.59% 66.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7232-7239 1 0.00% 66.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7424-7431 79 0.09% 66.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7552-7559 1 0.00% 66.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7616-7623 1 0.00% 66.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7680-7687 37 0.04% 66.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7872-7879 1 0.00% 66.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::7936-7943 10 0.01% 66.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8064-8071 2 0.00% 66.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8192-8199 407 0.45% 66.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8320-8327 1 0.00% 66.76% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8448-8455 12 0.01% 66.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8704-8711 33 0.04% 66.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::8960-8967 77 0.09% 66.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9024-9031 1 0.00% 66.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9088-9095 5 0.01% 66.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9216-9223 527 0.59% 67.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9344-9351 2 0.00% 67.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9472-9479 85 0.09% 67.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9728-9735 150 0.17% 67.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9856-9863 1 0.00% 67.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9920-9927 1 0.00% 67.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::9984-9991 29 0.03% 67.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10048-10055 1 0.00% 67.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10112-10119 2 0.00% 67.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10240-10247 279 0.31% 68.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10496-10503 84 0.09% 68.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::10752-10759 6 0.01% 68.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11008-11015 13 0.01% 68.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11072-11079 1 0.00% 68.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11136-11143 4 0.00% 68.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11264-11271 496 0.55% 68.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11392-11399 2 0.00% 68.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11520-11527 77 0.09% 68.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11648-11655 4 0.00% 68.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::11776-11783 153 0.17% 69.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12032-12039 141 0.16% 69.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12160-12167 1 0.00% 69.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12288-12295 162 0.18% 69.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12352-12359 1 0.00% 69.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12416-12423 1 0.00% 69.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12544-12551 137 0.15% 69.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12800-12807 74 0.08% 69.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::12992-12999 1 0.00% 69.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13056-13063 90 0.10% 69.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13184-13191 2 0.00% 69.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13312-13319 343 0.38% 70.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13568-13575 145 0.16% 70.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13696-13703 2 0.00% 70.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13824-13831 90 0.10% 70.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::13952-13959 2 0.00% 70.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14080-14087 133 0.15% 70.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14208-14215 1 0.00% 70.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14336-14343 164 0.18% 70.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14464-14471 1 0.00% 70.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14592-14599 153 0.17% 70.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14720-14727 1 0.00% 70.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14848-14855 162 0.18% 71.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::14912-14919 1 0.00% 71.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15104-15111 88 0.10% 71.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15168-15175 1 0.00% 71.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15232-15239 1 0.00% 71.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15360-15367 278 0.31% 71.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15488-15495 1 0.00% 71.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15616-15623 83 0.09% 71.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::15872-15879 199 0.22% 71.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16000-16007 2 0.00% 71.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16128-16135 139 0.15% 71.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16192-16199 1 0.00% 71.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16256-16263 9 0.01% 71.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16384-16391 416 0.46% 72.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16512-16519 1 0.00% 72.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16640-16647 138 0.15% 72.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::16896-16903 203 0.23% 72.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17024-17031 1 0.00% 72.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17152-17159 87 0.10% 72.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17280-17287 1 0.00% 72.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17408-17415 275 0.31% 73.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17664-17671 89 0.10% 73.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17792-17799 3 0.00% 73.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::17920-17927 155 0.17% 73.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18048-18055 2 0.00% 73.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18176-18183 155 0.17% 73.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18240-18247 2 0.00% 73.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18432-18439 162 0.18% 73.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18560-18567 2 0.00% 73.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18688-18695 131 0.15% 73.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18816-18823 2 0.00% 73.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::18944-18951 93 0.10% 74.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19008-19015 1 0.00% 74.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19200-19207 142 0.16% 74.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19328-19335 3 0.00% 74.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19392-19399 2 0.00% 74.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19456-19463 340 0.38% 74.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19712-19719 81 0.09% 74.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19776-19783 1 0.00% 74.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::19968-19975 77 0.09% 74.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20096-20103 2 0.00% 74.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20160-20167 2 0.00% 74.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20224-20231 134 0.15% 74.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20352-20359 3 0.00% 74.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20416-20423 2 0.00% 74.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20480-20487 164 0.18% 75.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20608-20615 1 0.00% 75.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20736-20743 141 0.16% 75.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20864-20871 1 0.00% 75.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20928-20935 1 0.00% 75.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::20992-20999 149 0.17% 75.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21120-21127 1 0.00% 75.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21248-21255 80 0.09% 75.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21312-21319 2 0.00% 75.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21376-21383 3 0.00% 75.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21504-21511 482 0.54% 76.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::21760-21767 10 0.01% 76.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22016-22023 5 0.01% 76.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22208-22215 1 0.00% 76.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22272-22279 92 0.10% 76.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22336-22343 1 0.00% 76.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22400-22407 5 0.01% 76.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22528-22535 269 0.30% 76.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::22784-22791 35 0.04% 76.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23040-23047 146 0.16% 76.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23168-23175 1 0.00% 76.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23296-23303 81 0.09% 76.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23424-23431 4 0.00% 76.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23552-23559 526 0.59% 77.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::23808-23815 74 0.08% 77.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24064-24071 36 0.04% 77.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24128-24135 1 0.00% 77.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24256-24263 1 0.00% 77.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24320-24327 12 0.01% 77.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24448-24455 4 0.00% 77.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24512-24519 1 0.00% 77.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24576-24583 404 0.45% 78.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::24832-24839 7 0.01% 78.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25088-25095 28 0.03% 78.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25344-25351 84 0.09% 78.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25472-25479 7 0.01% 78.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25600-25607 523 0.58% 78.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25856-25863 80 0.09% 78.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25920-25927 1 0.00% 78.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::25984-25991 1 0.00% 78.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26112-26119 152 0.17% 78.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26240-26247 1 0.00% 79.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26304-26311 1 0.00% 79.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26368-26375 32 0.04% 79.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26496-26503 4 0.00% 79.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26624-26631 274 0.31% 79.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26688-26695 1 0.00% 79.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26880-26887 82 0.09% 79.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::26944-26951 1 0.00% 79.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27136-27143 3 0.00% 79.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27392-27399 17 0.02% 79.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27520-27527 3 0.00% 79.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27584-27591 1 0.00% 79.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27648-27655 484 0.54% 80.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27712-27719 1 0.00% 80.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27776-27783 1 0.00% 80.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27904-27911 77 0.09% 80.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::27968-27975 2 0.00% 80.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28032-28039 1 0.00% 80.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28160-28167 152 0.17% 80.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28224-28231 1 0.00% 80.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28288-28295 1 0.00% 80.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28352-28359 1 0.00% 80.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28416-28423 140 0.16% 80.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28544-28551 1 0.00% 80.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28672-28679 163 0.18% 80.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28800-28807 2 0.00% 80.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::28928-28935 130 0.14% 80.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29120-29127 1 0.00% 80.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29184-29191 75 0.08% 80.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29440-29447 86 0.10% 80.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29568-29575 3 0.00% 80.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29696-29703 336 0.37% 81.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29824-29831 1 0.00% 81.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::29952-29959 140 0.16% 81.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30080-30087 1 0.00% 81.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30144-30151 2 0.00% 81.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30208-30215 91 0.10% 81.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30336-30343 1 0.00% 81.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30400-30407 1 0.00% 81.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30464-30471 134 0.15% 81.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30592-30599 1 0.00% 81.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30720-30727 156 0.17% 81.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30784-30791 1 0.00% 81.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30912-30919 2 0.00% 81.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::30976-30983 152 0.17% 82.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31104-31111 2 0.00% 82.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31232-31239 157 0.17% 82.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31360-31367 2 0.00% 82.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31424-31431 1 0.00% 82.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31488-31495 86 0.10% 82.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31616-31623 2 0.00% 82.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::31744-31751 272 0.30% 82.65% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32000-32007 83 0.09% 82.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32128-32135 2 0.00% 82.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32192-32199 1 0.00% 82.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32256-32263 202 0.23% 82.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32320-32327 1 0.00% 82.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32384-32391 2 0.00% 82.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32512-32519 144 0.16% 83.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32640-32647 2 0.00% 83.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32768-32775 415 0.46% 83.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::32896-32903 1 0.00% 83.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33024-33031 148 0.16% 83.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33152-33159 1 0.00% 83.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33280-33287 208 0.23% 84.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33344-33351 1 0.00% 84.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33408-33415 2 0.00% 84.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33536-33543 85 0.09% 84.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33664-33671 2 0.00% 84.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33792-33799 270 0.30% 84.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::33920-33927 2 0.00% 84.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34048-34055 85 0.09% 84.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34112-34119 1 0.00% 84.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34304-34311 157 0.17% 84.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34432-34439 1 0.00% 84.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34560-34567 152 0.17% 84.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34624-34631 2 0.00% 84.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34688-34695 1 0.00% 84.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::34816-34823 147 0.16% 85.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35072-35079 134 0.15% 85.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35328-35335 90 0.10% 85.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35392-35399 2 0.00% 85.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35456-35463 4 0.00% 85.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35520-35527 1 0.00% 85.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35584-35591 143 0.16% 85.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35840-35847 337 0.38% 85.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::35968-35975 1 0.00% 85.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36096-36103 82 0.09% 85.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36224-36231 2 0.00% 85.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36352-36359 76 0.08% 85.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36416-36423 1 0.00% 85.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36608-36615 131 0.15% 86.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36736-36743 1 0.00% 86.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36864-36871 154 0.17% 86.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::36992-36999 2 0.00% 86.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37120-37127 139 0.15% 86.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37184-37191 1 0.00% 86.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37312-37319 1 0.00% 86.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37376-37383 153 0.17% 86.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37504-37511 2 0.00% 86.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37568-37575 2 0.00% 86.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37632-37639 81 0.09% 86.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37760-37767 2 0.00% 86.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37824-37831 1 0.00% 86.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37888-37895 483 0.54% 87.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::37952-37959 1 0.00% 87.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38144-38151 12 0.01% 87.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38400-38407 2 0.00% 87.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38528-38535 4 0.00% 87.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38592-38599 1 0.00% 87.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38656-38663 84 0.09% 87.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38848-38855 1 0.00% 87.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::38912-38919 271 0.30% 87.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39040-39047 1 0.00% 87.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39168-39175 30 0.03% 87.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39232-39239 1 0.00% 87.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39296-39303 1 0.00% 87.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39424-39431 152 0.17% 87.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39552-39559 3 0.00% 87.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39616-39623 1 0.00% 87.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39680-39687 86 0.10% 88.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39808-39815 1 0.00% 88.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::39936-39943 521 0.58% 88.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40064-40071 2 0.00% 88.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40192-40199 77 0.09% 88.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40448-40455 28 0.03% 88.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40576-40583 4 0.00% 88.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40704-40711 10 0.01% 88.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::40960-40967 402 0.45% 89.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41216-41223 9 0.01% 89.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41280-41287 1 0.00% 89.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41408-41415 1 0.00% 89.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41472-41479 35 0.04% 89.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41600-41607 4 0.00% 89.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41728-41735 79 0.09% 89.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41856-41863 1 0.00% 89.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::41984-41991 523 0.58% 89.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42240-42247 79 0.09% 89.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42496-42503 146 0.16% 90.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42624-42631 4 0.00% 90.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::42752-42759 34 0.04% 90.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43008-43015 269 0.30% 90.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43136-43143 1 0.00% 90.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43200-43207 1 0.00% 90.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43264-43271 89 0.10% 90.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43328-43335 1 0.00% 90.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43520-43527 3 0.00% 90.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43648-43655 3 0.00% 90.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43712-43719 1 0.00% 90.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43776-43783 13 0.01% 90.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::43904-43911 1 0.00% 90.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44032-44039 482 0.54% 91.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44160-44167 1 0.00% 91.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44224-44231 2 0.00% 91.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44288-44295 78 0.09% 91.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44544-44551 151 0.17% 91.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44672-44679 2 0.00% 91.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44800-44807 138 0.15% 91.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::44928-44935 3 0.00% 91.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45056-45063 153 0.17% 91.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45120-45127 2 0.00% 91.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45184-45191 1 0.00% 91.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45312-45319 134 0.15% 91.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45568-45575 77 0.09% 91.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45696-45703 2 0.00% 91.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45760-45767 1 0.00% 91.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::45824-45831 82 0.09% 92.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46080-46087 341 0.38% 92.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46144-46151 1 0.00% 92.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46208-46215 2 0.00% 92.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46336-46343 140 0.16% 92.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46464-46471 1 0.00% 92.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46592-46599 93 0.10% 92.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46720-46727 1 0.00% 92.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46848-46855 133 0.15% 92.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::46976-46983 3 0.00% 92.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47104-47111 149 0.17% 93.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47232-47239 3 0.00% 93.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47360-47367 156 0.17% 93.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47616-47623 157 0.17% 93.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47744-47751 3 0.00% 93.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47872-47879 88 0.10% 93.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::47936-47943 1 0.00% 93.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48000-48007 1 0.00% 93.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48128-48135 298 0.33% 93.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48192-48199 4 0.00% 93.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48256-48263 1 0.00% 93.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48320-48327 3 0.00% 93.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48384-48391 110 0.12% 93.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48512-48519 1 0.00% 93.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48640-48647 200 0.22% 94.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48768-48775 70 0.08% 94.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48896-48903 136 0.15% 94.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::48960-48967 5 0.01% 94.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49024-49031 9 0.01% 94.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49088-49095 6 0.01% 94.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::49152-49159 5002 5.57% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 89727 # Bytes accessed per row activation +system.physmem.totQLat 373414318500 # Total ticks spent queuing +system.physmem.totMemAccLat 469593144750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 77465255000 # Total ticks spent in databus transfers +system.physmem.totBankLat 18713571250 # Total ticks spent accessing banks +system.physmem.avgQLat 24102.05 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 1207.87 # Average bank access latency per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 30309.92 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 378.96 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.62 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 50.63 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.57 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 2.98 # Data bus utilization in percentage +system.physmem.busUtilRead 2.96 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 0.18 # Average read queue length when enqueuing +system.physmem.avgWrQLen 14.75 # Average write queue length when enqueuing +system.physmem.readRowHits 15419103 # Number of row buffer hits during reads +system.physmem.writeRowHits 91153 # Number of row buffer hits during writes +system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 85.23 # Row buffer hit rate for writes +system.physmem.avgGap 160458.28 # Average gap between requests +system.physmem.pageHitRate 99.42 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 2.19 # Percentage of time for which DRAM has all the banks in precharge state system.realview.nvmem.bytes_read::cpu.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu.inst 20 # Number of instructions bytes read from this memory @@ -459,49 +658,49 @@ system.realview.nvmem.bw_inst_read::cpu.inst 8 system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.membus.throughput 54136917 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 16546596 # Transaction distribution -system.membus.trans_dist::ReadResp 16546596 # Transaction distribution +system.membus.throughput 54116520 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16546551 # Transaction distribution +system.membus.trans_dist::ReadResp 16546551 # Transaction distribution system.membus.trans_dist::WriteReq 763368 # Transaction distribution system.membus.trans_dist::WriteResp 763368 # Transaction distribution -system.membus.trans_dist::Writeback 57971 # Transaction distribution +system.membus.trans_dist::Writeback 57909 # Transaction distribution system.membus.trans_dist::UpgradeReq 4515 # Transaction distribution system.membus.trans_dist::UpgradeResp 4515 # Transaction distribution -system.membus.trans_dist::ReadExReq 132250 # Transaction distribution -system.membus.trans_dist::ReadExResp 132250 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2382988 # Packet count per connected master and slave (bytes) +system.membus.trans_dist::ReadExReq 132216 # Transaction distribution +system.membus.trans_dist::ReadExResp 132216 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2382986 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3850 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893731 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280581 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893513 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280361 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30670848 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 30670848 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34951429 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390393 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 34951209 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390389 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7700 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16525304 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 18923421 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16516344 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 18914457 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 122683392 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size_system.iocache.mem_side::total 122683392 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 141606813 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 141606813 # Total data (bytes) +system.membus.tot_pkt_size::total 141597849 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 141597849 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1206151000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1206149500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 5000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3613000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3614000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) system.membus.reqLayer4.occupancy 1000 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17904160000 # Layer occupancy (ticks) +system.membus.reqLayer6.occupancy 17910601500 # Layer occupancy (ticks) system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4944878700 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4950348835 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 34615555500 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 34633819250 # Layer occupancy (ticks) system.membus.respLayer2.utilization 1.3 # Layer utilization (%) system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). @@ -509,13 +708,13 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.iobus.throughput 47816267 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 16518752 # Transaction distribution -system.iobus.trans_dist::ReadResp 16518752 # Transaction distribution +system.iobus.throughput 47801275 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 16518751 # Transaction distribution +system.iobus.trans_dist::ReadResp 16518751 # Transaction distribution system.iobus.trans_dist::WriteReq 8166 # Transaction distribution system.iobus.trans_dist::WriteResp 8166 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 29936 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7946 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7944 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 534 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1042 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) @@ -537,12 +736,12 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2382988 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2382986 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30670848 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.clcd.dma::total 30670848 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 33053836 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 33053834 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39180 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15892 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15888 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1068 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2084 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) @@ -564,14 +763,14 @@ system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2390393 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2390389 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 122683392 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.realview.clcd.dma::total 122683392 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 125073785 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 125073785 # Total data (bytes) +system.iobus.tot_pkt_size::total 125073781 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 125073781 # Total data (bytes) system.iobus.reqLayer0.occupancy 21043000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 3978000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 3977000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 534000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) @@ -617,32 +816,32 @@ system.iobus.reqLayer23.occupancy 8000 # La system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer25.occupancy 15335424000 # Layer occupancy (ticks) system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374822000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 2374820000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 42038784500 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 42037561750 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 1.6 # Layer utilization (%) system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 14996146 # DTB read hits -system.cpu.dtb.read_misses 7341 # DTB read misses -system.cpu.dtb.write_hits 11230467 # DTB write hits -system.cpu.dtb.write_misses 2217 # DTB write misses +system.cpu.dtb.read_hits 14995644 # DTB read hits +system.cpu.dtb.read_misses 7334 # DTB read misses +system.cpu.dtb.write_hits 11230146 # DTB write hits +system.cpu.dtb.write_misses 2212 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 3506 # Number of entries that have been flushed from TLB +system.cpu.dtb.flush_entries 3498 # Number of entries that have been flushed from TLB system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 197 # Number of TLB faults due to prefetch +system.cpu.dtb.prefetch_faults 192 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 452 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 15003487 # DTB read accesses -system.cpu.dtb.write_accesses 11232684 # DTB write accesses +system.cpu.dtb.read_accesses 15002978 # DTB read accesses +system.cpu.dtb.write_accesses 11232358 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 26226613 # DTB hits -system.cpu.dtb.misses 9558 # DTB misses -system.cpu.dtb.accesses 26236171 # DTB accesses -system.cpu.itb.inst_hits 61492923 # ITB inst hits +system.cpu.dtb.hits 26225790 # DTB hits +system.cpu.dtb.misses 9546 # DTB misses +system.cpu.dtb.accesses 26235336 # DTB accesses +system.cpu.itb.inst_hits 61491413 # ITB inst hits system.cpu.itb.inst_misses 4471 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses @@ -659,79 +858,79 @@ system.cpu.itb.domain_faults 0 # Nu system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 61497394 # ITB inst accesses -system.cpu.itb.hits 61492923 # DTB hits +system.cpu.itb.inst_accesses 61495884 # ITB inst accesses +system.cpu.itb.hits 61491413 # DTB hits system.cpu.itb.misses 4471 # DTB misses -system.cpu.itb.accesses 61497394 # DTB accesses -system.cpu.numCycles 5231432444 # number of cpu cycles simulated +system.cpu.itb.accesses 61495884 # DTB accesses +system.cpu.numCycles 5233072966 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 60199078 # Number of instructions committed -system.cpu.committedOps 76605946 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 68872726 # Number of integer alu accesses +system.cpu.committedInsts 60197580 # Number of instructions committed +system.cpu.committedOps 76603973 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 68871033 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 10269 # Number of float alu accesses -system.cpu.num_func_calls 2140465 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 7948429 # number of instructions that are conditional controls -system.cpu.num_int_insts 68872726 # number of integer instructions +system.cpu.num_func_calls 2140403 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 7948247 # number of instructions that are conditional controls +system.cpu.num_int_insts 68871033 # number of integer instructions system.cpu.num_fp_insts 10269 # number of float instructions -system.cpu.num_int_register_reads 394779183 # number of times the integer registers were read -system.cpu.num_int_register_writes 74182470 # number of times the integer registers were written +system.cpu.num_int_register_reads 394768801 # number of times the integer registers were read +system.cpu.num_int_register_writes 74180798 # number of times the integer registers were written system.cpu.num_fp_register_reads 7493 # number of times the floating registers were read system.cpu.num_fp_register_writes 2780 # number of times the floating registers were written -system.cpu.num_mem_refs 27394080 # number of memory refs -system.cpu.num_load_insts 15660200 # Number of load instructions -system.cpu.num_store_insts 11733880 # Number of store instructions -system.cpu.num_idle_cycles 4581975478.612248 # Number of idle cycles -system.cpu.num_busy_cycles 649456965.387752 # Number of busy cycles -system.cpu.not_idle_fraction 0.124145 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.875855 # Percentage of idle cycles +system.cpu.num_mem_refs 27393280 # number of memory refs +system.cpu.num_load_insts 15659727 # Number of load instructions +system.cpu.num_store_insts 11733553 # Number of store instructions +system.cpu.num_idle_cycles 4581527140.608249 # Number of idle cycles +system.cpu.num_busy_cycles 651545825.391751 # Number of busy cycles +system.cpu.not_idle_fraction 0.124505 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.875495 # Percentage of idle cycles system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 83018 # number of quiesce instructions executed -system.cpu.icache.tags.replacements 856273 # number of replacements -system.cpu.icache.tags.tagsinuse 510.884220 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 60636138 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 856785 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 70.771708 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 19799760250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 510.884220 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.997821 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.997821 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 60636138 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 60636138 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 60636138 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 60636138 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 60636138 # number of overall hits -system.cpu.icache.overall_hits::total 60636138 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 856785 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 856785 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 856785 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 856785 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 856785 # number of overall misses -system.cpu.icache.overall_misses::total 856785 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 11770019500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 11770019500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 11770019500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 11770019500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 11770019500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 11770019500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 61492923 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 61492923 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 61492923 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 61492923 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 61492923 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 61492923 # number of overall (read+write) accesses +system.cpu.kern.inst.quiesce 83016 # number of quiesce instructions executed +system.cpu.icache.tags.replacements 856254 # number of replacements +system.cpu.icache.tags.tagsinuse 510.868538 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 60634647 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 856766 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 70.771537 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 19982971250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 510.868538 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.997790 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.997790 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 60634647 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 60634647 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 60634647 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 60634647 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 60634647 # number of overall hits +system.cpu.icache.overall_hits::total 60634647 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 856766 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 856766 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 856766 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 856766 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 856766 # number of overall misses +system.cpu.icache.overall_misses::total 856766 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 11773893500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 11773893500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 11773893500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 11773893500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 11773893500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 11773893500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 61491413 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 61491413 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 61491413 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 61491413 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 61491413 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 61491413 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.013933 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.013933 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.013933 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.013933 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.013933 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.013933 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13737.424792 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13737.424792 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13737.424792 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13737.424792 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13737.424792 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13737.424792 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13742.251093 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13742.251093 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13742.251093 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13742.251093 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13742.251093 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13742.251093 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -740,174 +939,174 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 856785 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 856785 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 856785 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 856785 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 856785 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 856785 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10051263500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 10051263500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10051263500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 10051263500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10051263500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 10051263500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 414413750 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 414413750 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 414413750 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 414413750 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 856766 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 856766 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 856766 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 856766 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 856766 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 856766 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10056315500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 10056315500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10056315500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 10056315500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10056315500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 10056315500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 435321250 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 435321250 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 435321250 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 435321250 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.013933 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.013933 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.013933 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.013933 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11731.371931 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11731.371931 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11731.371931 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11731.371931 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11731.371931 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11731.371931 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11737.528683 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11737.528683 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11737.528683 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11737.528683 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11737.528683 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11737.528683 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 62587 # number of replacements -system.cpu.l2cache.tags.tagsinuse 50733.810806 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1683077 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 127973 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 13.151813 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 2564904211000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 37696.862224 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 3.884576 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000692 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 6998.396772 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 6034.666541 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.575208 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 62509 # number of replacements +system.cpu.l2cache.tags.tagsinuse 50754.670173 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1682271 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 127891 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 13.153944 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 2565643785000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 37718.408308 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 3.884371 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000703 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 6993.399948 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 6038.976844 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.575537 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000059 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.106787 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.092082 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.774137 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 8720 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 3535 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 844543 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 370162 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1226960 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 595785 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 595785 # number of Writeback hits +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.106711 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.092147 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.774455 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 8705 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 3532 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 844545 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 369635 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1226417 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 595234 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 595234 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 113425 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 113425 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 8720 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 3535 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 844543 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 483587 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1340385 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 8720 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 3535 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 844543 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 483587 # number of overall hits -system.cpu.l2cache.overall_hits::total 1340385 # number of overall hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 113385 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 113385 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 8705 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 3532 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 844545 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 483020 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1339802 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 8705 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 3532 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 844545 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 483020 # number of overall hits +system.cpu.l2cache.overall_hits::total 1339802 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 5 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 10601 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 9837 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 20445 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2872 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2872 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133893 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133893 # number of ReadExReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 10585 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 9809 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 20401 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2907 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2907 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133824 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133824 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.dtb.walker 5 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 10601 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143730 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 154338 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 10585 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143633 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 154225 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.dtb.walker 5 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 10601 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143730 # number of overall misses -system.cpu.l2cache.overall_misses::total 154338 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 390500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 122500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 747407000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 696870750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1444790750 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 470980 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 470980 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8609068107 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8609068107 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 390500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 122500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 747407000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 9305938857 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 10053858857 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 390500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 122500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 747407000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 9305938857 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 10053858857 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 8725 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 3537 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 855144 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 379999 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1247405 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 595785 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 595785 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2898 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2898 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 247318 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 247318 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 8725 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 3537 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 855144 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 627317 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1494723 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 8725 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 3537 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 855144 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 627317 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1494723 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000573 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000565 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012397 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025887 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.016390 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991028 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991028 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541380 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541380 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000573 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000565 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012397 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.229119 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.103255 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000573 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000565 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012397 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.229119 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.103255 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 78100 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 61250 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70503.443071 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 70841.796279 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70667.192468 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 163.990251 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 163.990251 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 64298.119446 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 64298.119446 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 78100 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 61250 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70503.443071 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 64745.974097 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 65141.824159 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 78100 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 61250 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70503.443071 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 64745.974097 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 65141.824159 # average overall miss latency +system.cpu.l2cache.overall_misses::cpu.inst 10585 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143633 # number of overall misses +system.cpu.l2cache.overall_misses::total 154225 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 305250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 150000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 752463500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 738211000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1491129750 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 469980 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 469980 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9619522392 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9619522392 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 305250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 150000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 752463500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10357733392 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11110652142 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 305250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 150000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 752463500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10357733392 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11110652142 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 8710 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 3534 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 855130 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 379444 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1246818 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 595234 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 595234 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2933 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2933 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 247209 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 247209 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 8710 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 3534 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 855130 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 626653 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1494027 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 8710 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 3534 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 855130 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 626653 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1494027 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000574 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000566 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012378 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025851 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.016362 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991135 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991135 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541340 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541340 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000574 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000566 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012378 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.229207 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.103228 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000574 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000566 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012378 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.229207 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.103228 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 61050 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75000 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71087.718470 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75258.538077 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 73091.012695 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 161.671827 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 161.671827 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71881.892575 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71881.892575 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 61050 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71087.718470 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72112.490806 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72041.835902 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 61050 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71087.718470 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72112.490806 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72041.835902 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -916,92 +1115,92 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 57971 # number of writebacks -system.cpu.l2cache.writebacks::total 57971 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 57909 # number of writebacks +system.cpu.l2cache.writebacks::total 57909 # number of writebacks system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 5 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10601 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 9837 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 20445 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2872 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2872 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133893 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133893 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10585 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 9809 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 20401 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2907 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2907 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133824 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133824 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 5 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 10601 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143730 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 154338 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 10585 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143633 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 154225 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 5 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 10601 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143730 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 154338 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 326500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 97500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 613945500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 572634250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1187003750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 28725872 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 28725872 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6933351393 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6933351393 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 326500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 97500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 613945500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7505985643 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 8120355143 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 326500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 97500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 613945500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7505985643 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 8120355143 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 322980250 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166657157250 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 166980137500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 16702542535 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16702542535 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 322980250 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 183359699785 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 183682680035 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000573 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000565 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012397 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025887 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.016390 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991028 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991028 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541380 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541380 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000573 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000565 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012397 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229119 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.103255 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000573 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000565 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012397 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229119 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.103255 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 65300 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 48750 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57913.923215 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 58212.285250 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58058.388359 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.044568 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.044568 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 51782.777240 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 51782.777240 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 65300 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 48750 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57913.923215 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 52222.818083 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 52614.101148 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 65300 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 48750 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57913.923215 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 52222.818083 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52614.101148 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_misses::cpu.inst 10585 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143633 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 154225 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 242750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 619898500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 615330500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1235596750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29079907 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29079907 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7944865608 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7944865608 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 242750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 619898500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8560196108 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9180462358 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 242750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 619898500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8560196108 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9180462358 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 343871250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 166656947250 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167000818500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 16702635650 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16702635650 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 343871250 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 183359582900 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 183703454150 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025851 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.016362 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991135 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991135 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541340 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541340 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229207 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.103228 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000574 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000566 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012378 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229207 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.103228 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58563.863958 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62731.216230 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60565.499240 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10003.407981 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10003.407981 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59368.017755 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59368.017755 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58563.863958 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59597.697660 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59526.421514 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 48550 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58563.863958 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59597.697660 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59526.421514 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1011,79 +1210,79 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 626805 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.881003 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 23655596 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 627317 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37.709158 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 640871250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.881003 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999768 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999768 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 13195774 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13195774 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 9972821 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 9972821 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 236302 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 236302 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 247801 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 247801 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 23168595 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 23168595 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 23168595 # number of overall hits -system.cpu.dcache.overall_hits::total 23168595 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 368499 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 368499 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 250216 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 250216 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 11500 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 11500 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 618715 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 618715 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 618715 # number of overall misses -system.cpu.dcache.overall_misses::total 618715 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5384538000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5384538000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 10623511265 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 10623511265 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 158750500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 158750500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 16008049265 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 16008049265 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 16008049265 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 16008049265 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13564273 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13564273 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10223037 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10223037 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 247802 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 247802 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 247801 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 247801 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 23787310 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 23787310 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 23787310 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 23787310 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027167 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.027167 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024476 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.024476 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.046408 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.046408 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.026010 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.026010 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.026010 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.026010 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14612.083072 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14612.083072 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42457.361899 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 42457.361899 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13804.391304 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13804.391304 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 25873.058298 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 25873.058298 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 25873.058298 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 25873.058298 # average overall miss latency +system.cpu.dcache.tags.replacements 626141 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.876746 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 23655438 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 626653 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37.748863 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 664004250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.876746 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999759 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999759 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 13195736 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13195736 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 9972597 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 9972597 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 236394 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 236394 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 247778 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 247778 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 23168333 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 23168333 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 23168333 # number of overall hits +system.cpu.dcache.overall_hits::total 23168333 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 368059 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 368059 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 250142 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 250142 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 11385 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 11385 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 618201 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 618201 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 618201 # number of overall misses +system.cpu.dcache.overall_misses::total 618201 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5416878250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5416878250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 11621403015 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 11621403015 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 158363750 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 158363750 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 17038281265 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 17038281265 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 17038281265 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 17038281265 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 13563795 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13563795 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10222739 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222739 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 247779 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 247779 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 247778 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 247778 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 23786534 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 23786534 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 23786534 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 23786534 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.027135 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.027135 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024469 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.024469 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045948 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045948 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.025990 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.025990 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.025990 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.025990 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14717.418267 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14717.418267 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46459.223221 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 46459.223221 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13909.859464 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13909.859464 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 27561.070372 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 27561.070372 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 27561.070372 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 27561.070372 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1092,54 +1291,54 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 595785 # number of writebacks -system.cpu.dcache.writebacks::total 595785 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368499 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 368499 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250216 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 250216 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11500 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 11500 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 618715 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 618715 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 618715 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 618715 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4642816500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4642816500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10058410735 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10058410735 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 135673500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 135673500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14701227235 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 14701227235 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14701227235 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 14701227235 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182050836250 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182050836250 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26234094465 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26234094465 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 208284930715 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 208284930715 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027167 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027167 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024476 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024476 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.046408 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.046408 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026010 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.026010 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026010 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.026010 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12599.264856 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12599.264856 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40198.911081 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40198.911081 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11797.695652 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11797.695652 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23760.903219 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 23760.903219 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23760.903219 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 23760.903219 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 595234 # number of writebacks +system.cpu.dcache.writebacks::total 595234 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 368059 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 368059 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 250142 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 250142 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 11385 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 11385 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 618201 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 618201 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 618201 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 618201 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4678465750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4678465750 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11069177985 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11069177985 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 135539250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 135539250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 15747643735 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 15747643735 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 15747643735 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 15747643735 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182050613250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182050613250 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 26234152350 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26234152350 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 208284765600 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 208284765600 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.027135 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027135 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024469 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024469 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.045948 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.045948 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025990 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.025990 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025990 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.025990 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12711.184212 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12711.184212 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44251.577044 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44251.577044 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11905.072464 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11905.072464 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25473.339149 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 25473.339149 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25473.339149 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 25473.339149 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1147,37 +1346,37 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.throughput 53011951 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 2455175 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2455175 # Transaction distribution +system.cpu.toL2Bus.throughput 52965120 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2454582 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2454582 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 763368 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 763368 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 595785 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2898 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2898 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 247318 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 247318 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1725171 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5751163 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 12463 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 27463 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7516260 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54755700 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 83692841 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 14148 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 34900 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 138497589 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 138497589 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 166632 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3009741500 # Layer occupancy (ticks) +system.cpu.toL2Bus.trans_dist::Writeback 595234 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2933 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2933 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 247209 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 247209 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1725138 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5749352 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 12460 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 27430 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7514380 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54754804 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 83615077 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 14136 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 34840 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 138418857 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 138418857 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 166312 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3008581500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1296026750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1295429750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2542955300 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2534385915 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 8926500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 8926000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 18739250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 18720500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) system.iocache.tags.replacements 0 # number of replacements system.iocache.tags.tagsinuse 0 # Cycle average of tags in use @@ -1193,10 +1392,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1460469685500 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1460469685500 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1460469685500 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1460469685500 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1538389615750 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1538389615750 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1538389615750 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1538389615750 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency |