summaryrefslogtreecommitdiff
path: root/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2014-05-09 18:58:50 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2014-05-09 18:58:50 -0400
commit57e5401d954d46fea45ca3eaafa8ae655659da39 (patch)
tree7108ae4d529338b13daa49308c85bb7a680f7b58 /tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
parentaa329f4757639820f921bf4152c21e79da74c034 (diff)
downloadgem5-57e5401d954d46fea45ca3eaafa8ae655659da39.tar.xz
stats: Bump stats for the fixes, and mostly DRAM controller changes
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt')
-rw-r--r--tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt45
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
index 291aa5d2a..07ebe167c 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 5.112126 # Nu
sim_ticks 5112126264500 # Number of ticks simulated
final_tick 5112126264500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1019778 # Simulator instruction rate (inst/s)
-host_op_rate 2087932 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 26075321841 # Simulator tick rate (ticks/s)
-host_mem_usage 640200 # Number of bytes of host memory used
-host_seconds 196.05 # Real time elapsed on the host
+host_inst_rate 1285356 # Simulator instruction rate (inst/s)
+host_op_rate 2631685 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 32866027497 # Simulator tick rate (ticks/s)
+host_mem_usage 626676 # Number of bytes of host memory used
+host_seconds 155.54 # Real time elapsed on the host
sim_insts 199929810 # Number of instructions simulated
sim_ops 409343850 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -141,6 +141,41 @@ system.cpu.num_busy_cycles 453735690.308166
system.cpu.not_idle_fraction 0.044378 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.955622 # Percentage of idle cycles
system.cpu.Branches 43125514 # Number of branches fetched
+system.cpu.op_class::No_OpClass 175310 0.04% 0.04% # Class of executed instruction
+system.cpu.op_class::IntAlu 373241321 91.18% 91.22% # Class of executed instruction
+system.cpu.op_class::IntMult 144368 0.04% 91.26% # Class of executed instruction
+system.cpu.op_class::IntDiv 122968 0.03% 91.29% # Class of executed instruction
+system.cpu.op_class::FloatAdd 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 91.29% # Class of executed instruction
+system.cpu.op_class::MemRead 27238816 6.65% 97.94% # Class of executed instruction
+system.cpu.op_class::MemWrite 8422097 2.06% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 409344880 # Class of executed instruction
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu.icache.tags.replacements 790558 # number of replacements