summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2014-01-24 15:29:33 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2014-01-24 15:29:33 -0600
commitf3585c841e964c98911784a187fc4f081a02a0a6 (patch)
tree2a5a3edeaeb0ffe37ca3a04b884f8f66c7538bbf /tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt
parentcfc4a999828a5b51f4c514e3a7c47b4eebc450b9 (diff)
downloadgem5-f3585c841e964c98911784a187fc4f081a02a0a6.tar.xz
stats: update stats for cache occupancy and clock domain changes
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt31
1 files changed, 26 insertions, 5 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt
index 3b67933ac..116ba4c72 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/inorder-timing/stats.txt
@@ -4,13 +4,15 @@ sim_seconds 0.000025 # Nu
sim_ticks 25485000 # Number of ticks simulated
final_tick 25485000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 27492 # Simulator instruction rate (inst/s)
-host_op_rate 27490 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 109632626 # Simulator tick rate (ticks/s)
-host_mem_usage 225100 # Number of bytes of host memory used
-host_seconds 0.23 # Real time elapsed on the host
+host_inst_rate 24806 # Simulator instruction rate (inst/s)
+host_op_rate 24805 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 98922905 # Simulator tick rate (ticks/s)
+host_mem_usage 229760 # Number of bytes of host memory used
+host_seconds 0.26 # Real time elapsed on the host
sim_insts 6390 # Number of instructions simulated
sim_ops 6390 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 19200 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10752 # Number of bytes read from this memory
system.physmem.bytes_read::total 29952 # Number of bytes read from this memory
@@ -214,6 +216,7 @@ system.membus.reqLayer0.occupancy 560000 # La
system.membus.reqLayer0.utilization 2.2 # Layer utilization (%)
system.membus.respLayer1.occupancy 4374750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 17.2 # Layer utilization (%)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 1632 # Number of BP lookups
system.cpu.branchPred.condPredicted 1160 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 706 # Number of conditional branches incorrect
@@ -325,6 +328,12 @@ system.cpu.icache.tags.warmup_cycle 0 # Cy
system.cpu.icache.tags.occ_blocks::cpu.inst 142.311081 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.069488 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.069488 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 301 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 126 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 175 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.146973 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 2131 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 2131 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 560 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 560 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 560 # number of demand (read+write) hits
@@ -430,6 +439,12 @@ system.cpu.l2cache.tags.occ_blocks::cpu.data 56.745411
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004344 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.001732 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.006076 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 395 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 155 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 240 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012054 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 4228 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 4228 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits
system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits
@@ -553,6 +568,12 @@ system.cpu.dcache.tags.warmup_cycle 0 # Cy
system.cpu.dcache.tags.occ_blocks::cpu.data 103.493430 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.025267 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.025267 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 168 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 128 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.041016 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 4264 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 4264 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 1086 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 1086 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 515 # number of WriteReq hits