summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2016-10-19 06:20:04 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2016-10-19 06:20:04 -0400
commit607c2772915628c2c67c1c5bfdefaa33ae66a06e (patch)
treef8f23fd4012f9a0053d65ac91792a7dc61d6baff /tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
parent71c982ff708cc3adc7c0eccf536fea34c20cc5f0 (diff)
downloadgem5-607c2772915628c2c67c1c5bfdefaa33ae66a06e.tar.xz
stats: Update stats to reflect recent changes to floats
Mostly just splitting out the floats ops and corresponding reads/writes.
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
index f237b4325..a3ed3546f 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000003 # Nu
sim_ticks 3214500 # Number of ticks simulated
final_tick 3214500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 280584 # Simulator instruction rate (inst/s)
-host_op_rate 280421 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 140703848 # Simulator tick rate (ticks/s)
-host_mem_usage 242116 # Number of bytes of host memory used
-host_seconds 0.02 # Real time elapsed on the host
+host_inst_rate 1072411 # Simulator instruction rate (inst/s)
+host_op_rate 1070683 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 536687952 # Simulator tick rate (ticks/s)
+host_mem_usage 241476 # Number of bytes of host memory used
+host_seconds 0.01 # Real time elapsed on the host
sim_insts 6403 # Number of instructions simulated
sim_ops 6403 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -103,7 +103,9 @@ system.cpu.op_class::FloatAdd 2 0.03% 67.88% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 67.88% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 67.88% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 67.88% # Class of executed instruction
@@ -125,8 +127,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 67.88% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 67.88% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 67.88% # Class of executed instruction
-system.cpu.op_class::MemRead 1192 18.59% 86.46% # Class of executed instruction
-system.cpu.op_class::MemWrite 868 13.54% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 1191 18.57% 86.45% # Class of executed instruction
+system.cpu.op_class::MemWrite 861 13.43% 99.88% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 1 0.02% 99.89% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 7 0.11% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 6413 # Class of executed instruction