diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-03-06 21:57:10 -0600 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-03-06 21:57:10 -0600 |
commit | d24d5446c5c96ad29bd6a690c7ba09cb8e3444e8 (patch) | |
tree | f7ff9f21193905276d4639ed0ae931e9fc75e4ef /tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini | |
parent | c0618198908b592ff0c165b671cb5d8d785d83ca (diff) | |
download | gem5-d24d5446c5c96ad29bd6a690c7ba09cb8e3444e8.tar.xz |
regressions: stats updates due to no physmem in ruby
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini')
-rw-r--r-- | tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini index be6b40146..993dde609 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini @@ -32,6 +32,7 @@ system_port=system.sys_port_proxy.slave[0] [system.cpu] type=TimingSimpleCPU children=dtb interrupts isa itb tracer workload +branchPred=Null checker=Null clock=1 cpu_id=0 @@ -102,7 +103,7 @@ conf_table_reported=false in_addr_map=true latency=30 latency_var=0 -null=false +null=true range=0:134217727 zero=false @@ -131,6 +132,7 @@ l2_select_num_bits=0 memBuffer=system.ruby.dir_cntrl0.memBuffer number_of_TBEs=256 recycle_latency=10 +reissue_wakeup_latency=10 ruby_system=system.ruby transitions_per_cycle=32 version=0 @@ -182,11 +184,13 @@ l2_select_num_bits=0 no_mig_atomic=true number_of_TBEs=256 recycle_latency=10 +reissue_wakeup_latency=10 retry_threshold=1 ruby_system=system.ruby send_evictions=false sequencer=system.ruby.l1_cntrl0.sequencer transitions_per_cycle=32 +use_timeout_latency=50 version=0 [system.ruby.l1_cntrl0.L1DcacheMemory] @@ -219,7 +223,7 @@ tagArrayBanks=1 [system.ruby.l1_cntrl0.sequencer] type=RubySequencer -access_phys_mem=true +access_phys_mem=false clock=1 dcache=system.ruby.l1_cntrl0.L1DcacheMemory deadlock_threshold=500000 |