diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-05-21 11:32:57 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-05-21 11:32:57 -0500 |
commit | 5b49c3d255eb82089496f8a77d6ab50004b5a2c2 (patch) | |
tree | c27568e48e0c39d9943830a870dbf234273c5b7d /tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token | |
parent | 4ef466cc8a6890a63f504cec02a65ed3f6386e12 (diff) | |
download | gem5-5b49c3d255eb82089496f8a77d6ab50004b5a2c2.tar.xz |
stats: updates statistics for ruby regressions
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token')
3 files changed, 25 insertions, 68 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini index e712900eb..c81d2d62c 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini @@ -52,6 +52,7 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_start_insts= switched_out=false system=system tracer=system.cpu.tracer @@ -170,9 +171,9 @@ version=0 [system.ruby.l1_cntrl0] type=L1Cache_Controller -children=L1DcacheMemory L1IcacheMemory sequencer -L1DcacheMemory=system.ruby.l1_cntrl0.L1DcacheMemory -L1IcacheMemory=system.ruby.l1_cntrl0.L1IcacheMemory +children=L1Dcache L1Icache sequencer +L1Dcache=system.ruby.l1_cntrl0.L1Dcache +L1Icache=system.ruby.l1_cntrl0.L1Icache N_tokens=2 buffer_size=0 clock=1 @@ -195,7 +196,7 @@ transitions_per_cycle=32 use_timeout_latency=50 version=0 -[system.ruby.l1_cntrl0.L1DcacheMemory] +[system.ruby.l1_cntrl0.L1Dcache] type=RubyCache assoc=2 dataAccessLatency=1 @@ -209,7 +210,7 @@ start_index_bit=6 tagAccessLatency=1 tagArrayBanks=1 -[system.ruby.l1_cntrl0.L1IcacheMemory] +[system.ruby.l1_cntrl0.L1Icache] type=RubyCache assoc=2 dataAccessLatency=1 @@ -227,9 +228,9 @@ tagArrayBanks=1 type=RubySequencer access_phys_mem=false clock=1 -dcache=system.ruby.l1_cntrl0.L1DcacheMemory +dcache=system.ruby.l1_cntrl0.L1Dcache deadlock_threshold=500000 -icache=system.ruby.l1_cntrl0.L1IcacheMemory +icache=system.ruby.l1_cntrl0.L1Icache max_outstanding_requests=16 ruby_system=system.ruby support_data_reqs=true @@ -242,8 +243,8 @@ slave=system.cpu.icache_port system.cpu.dcache_port [system.ruby.l2_cntrl0] type=L2Cache_Controller -children=L2cacheMemory -L2cacheMemory=system.ruby.l2_cntrl0.L2cacheMemory +children=L2cache +L2cache=system.ruby.l2_cntrl0.L2cache N_tokens=2 buffer_size=0 clock=1 @@ -258,7 +259,7 @@ ruby_system=system.ruby transitions_per_cycle=32 version=0 -[system.ruby.l2_cntrl0.L2cacheMemory] +[system.ruby.l2_cntrl0.L2cache] type=RubyCache assoc=2 dataAccessLatency=1 diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats index 24d750eb4..8d7b50556 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats +++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats @@ -160,29 +160,6 @@ links_utilized_percent_switch_3: 4.36236 outgoing_messages_switch_3_link_2_Writeback_Data: 84 6048 [ 0 0 0 0 84 0 0 0 0 0 ] base_latency: 1 outgoing_messages_switch_3_link_2_Writeback_Control: 365 2920 [ 0 0 0 0 365 0 0 0 0 0 ] base_latency: 1 -Cache Stats: system.ruby.l1_cntrl0.L1IcacheMemory - system.ruby.l1_cntrl0.L1IcacheMemory_total_misses: 270 - system.ruby.l1_cntrl0.L1IcacheMemory_total_demand_misses: 270 - system.ruby.l1_cntrl0.L1IcacheMemory_total_prefetches: 0 - system.ruby.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0 - system.ruby.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0 - - system.ruby.l1_cntrl0.L1IcacheMemory_request_type_IFETCH: 100% - - system.ruby.l1_cntrl0.L1IcacheMemory_access_mode_type_Supervisor: 270 100% - -Cache Stats: system.ruby.l1_cntrl0.L1DcacheMemory - system.ruby.l1_cntrl0.L1DcacheMemory_total_misses: 248 - system.ruby.l1_cntrl0.L1DcacheMemory_total_demand_misses: 248 - system.ruby.l1_cntrl0.L1DcacheMemory_total_prefetches: 0 - system.ruby.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0 - system.ruby.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0 - - system.ruby.l1_cntrl0.L1DcacheMemory_request_type_LD: 73.3871% - system.ruby.l1_cntrl0.L1DcacheMemory_request_type_ST: 26.6129% - - system.ruby.l1_cntrl0.L1DcacheMemory_access_mode_type_Supervisor: 248 100% - --- L1Cache --- - Event Counts - Load [415 ] 415 @@ -534,18 +511,6 @@ IS_L Persistent_GETS [0 ] 0 IS_L Own_Lock_or_Unlock [0 ] 0 IS_L Request_Timeout [0 ] 0 -Cache Stats: system.ruby.l2_cntrl0.L2cacheMemory - system.ruby.l2_cntrl0.L2cacheMemory_total_misses: 454 - system.ruby.l2_cntrl0.L2cacheMemory_total_demand_misses: 454 - system.ruby.l2_cntrl0.L2cacheMemory_total_prefetches: 0 - system.ruby.l2_cntrl0.L2cacheMemory_total_sw_prefetches: 0 - system.ruby.l2_cntrl0.L2cacheMemory_total_hw_prefetches: 0 - - system.ruby.l2_cntrl0.L2cacheMemory_request_type_GETS: 87.2247% - system.ruby.l2_cntrl0.L2cacheMemory_request_type_GETX: 12.7753% - - system.ruby.l2_cntrl0.L2cacheMemory_access_mode_type_Supervisor: 454 100% - --- L2Cache --- - Event Counts - L1_GETS [448 ] 448 diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt index 079440a44..2b0dd9ad2 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt @@ -4,31 +4,22 @@ sim_seconds 0.000043 # Nu sim_ticks 43073 # Number of ticks simulated final_tick 43073 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000 # Frequency of simulated ticks -host_inst_rate 13169 # Simulator instruction rate (inst/s) -host_op_rate 13168 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 220076 # Simulator tick rate (ticks/s) -host_mem_usage 148388 # Number of bytes of host memory used -host_seconds 0.20 # Real time elapsed on the host +host_inst_rate 14561 # Simulator instruction rate (inst/s) +host_op_rate 14560 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 243330 # Simulator tick rate (ticks/s) +host_mem_usage 151252 # Number of bytes of host memory used +host_seconds 0.18 # Real time elapsed on the host sim_insts 2577 # Number of instructions simulated sim_ops 2577 # Number of ops (including micro ops) simulated -system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_reads 0 # number of data array reads -system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_writes 0 # number of data array writes -system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 # number of tag array reads -system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes -system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array -system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array -system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_reads 0 # number of data array reads -system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_writes 0 # number of data array writes -system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads -system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_writes 0 # number of tag array writes -system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array -system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array -system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_reads 0 # number of data array reads -system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_writes 0 # number of data array writes -system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_reads 0 # number of tag array reads -system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_writes 0 # number of tag array writes -system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array -system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array +system.ruby.l2_cntrl0.L2cache.demand_hits 64 # Number of cache demand hits +system.ruby.l2_cntrl0.L2cache.demand_misses 454 # Number of cache demand misses +system.ruby.l2_cntrl0.L2cache.demand_accesses 518 # Number of cache demand accesses +system.ruby.l1_cntrl0.L1Dcache.demand_hits 461 # Number of cache demand hits +system.ruby.l1_cntrl0.L1Dcache.demand_misses 248 # Number of cache demand misses +system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses +system.ruby.l1_cntrl0.L1Icache.demand_hits 2315 # Number of cache demand hits +system.ruby.l1_cntrl0.L1Icache.demand_misses 270 # Number of cache demand misses +system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv |