diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-05-21 11:32:57 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-05-21 11:32:57 -0500 |
commit | 5b49c3d255eb82089496f8a77d6ab50004b5a2c2 (patch) | |
tree | c27568e48e0c39d9943830a870dbf234273c5b7d /tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats | |
parent | 4ef466cc8a6890a63f504cec02a65ed3f6386e12 (diff) | |
download | gem5-5b49c3d255eb82089496f8a77d6ab50004b5a2c2.tar.xz |
stats: updates statistics for ruby regressions
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats')
-rw-r--r-- | tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats | 13 |
1 files changed, 0 insertions, 13 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats index dd53859f3..819d00fb8 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats +++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats @@ -133,19 +133,6 @@ links_utilized_percent_switch_2: 5.94308 outgoing_messages_switch_2_link_1_Control: 626 5008 [ 0 0 626 0 0 0 0 0 0 0 ] base_latency: 1 outgoing_messages_switch_2_link_1_Data: 622 44784 [ 0 0 622 0 0 0 0 0 0 0 ] base_latency: 1 -Cache Stats: system.ruby.l1_cntrl0.cacheMemory - system.ruby.l1_cntrl0.cacheMemory_total_misses: 626 - system.ruby.l1_cntrl0.cacheMemory_total_demand_misses: 626 - system.ruby.l1_cntrl0.cacheMemory_total_prefetches: 0 - system.ruby.l1_cntrl0.cacheMemory_total_sw_prefetches: 0 - system.ruby.l1_cntrl0.cacheMemory_total_hw_prefetches: 0 - - system.ruby.l1_cntrl0.cacheMemory_request_type_LD: 39.1374% - system.ruby.l1_cntrl0.cacheMemory_request_type_ST: 13.4185% - system.ruby.l1_cntrl0.cacheMemory_request_type_IFETCH: 47.4441% - - system.ruby.l1_cntrl0.cacheMemory_access_mode_type_Supervisor: 626 100% - --- L1Cache --- - Event Counts - Load [415 ] 415 |