summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2013-05-21 11:32:57 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2013-05-21 11:32:57 -0500
commit5b49c3d255eb82089496f8a77d6ab50004b5a2c2 (patch)
treec27568e48e0c39d9943830a870dbf234273c5b7d /tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
parent4ef466cc8a6890a63f504cec02a65ed3f6386e12 (diff)
downloadgem5-5b49c3d255eb82089496f8a77d6ab50004b5a2c2.tar.xz
stats: updates statistics for ruby regressions
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt19
1 files changed, 8 insertions, 11 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
index 0ebf1503f..98abd69d6 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
@@ -4,19 +4,16 @@ sim_seconds 0.000052 # Nu
sim_ticks 52498 # Number of ticks simulated
final_tick 52498 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 17956 # Simulator instruction rate (inst/s)
-host_op_rate 17953 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 365693 # Simulator tick rate (ticks/s)
-host_mem_usage 148916 # Number of bytes of host memory used
-host_seconds 0.14 # Real time elapsed on the host
+host_inst_rate 9649 # Simulator instruction rate (inst/s)
+host_op_rate 9649 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 196549 # Simulator tick rate (ticks/s)
+host_mem_usage 151788 # Number of bytes of host memory used
+host_seconds 0.27 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
-system.ruby.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.cacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.cacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
+system.ruby.l1_cntrl0.cacheMemory.demand_hits 2668 # Number of cache demand hits
+system.ruby.l1_cntrl0.cacheMemory.demand_misses 626 # Number of cache demand misses
+system.ruby.l1_cntrl0.cacheMemory.demand_accesses 3294 # Number of cache demand accesses
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv