summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing
diff options
context:
space:
mode:
authorAnthony Gutierrez <atgutier@umich.edu>2015-12-12 17:27:38 -0500
committerAnthony Gutierrez <atgutier@umich.edu>2015-12-12 17:27:38 -0500
commit4935f0d5ff5bf5cae97021387362ab9c567a9262 (patch)
tree18ebd0a43f7265ebb6c5eadf3ca2f44f3777db67 /tests/quick/se/00.hello/ref/alpha/tru64/simple-timing
parent634f34d3f2c68ea26350c81c32440971c98edefb (diff)
downloadgem5-4935f0d5ff5bf5cae97021387362ab9c567a9262.tar.xz
stats: bump stats to reflect ruby tester changes
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/simple-timing')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini2
-rwxr-xr-xtests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout10
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt8
3 files changed, 9 insertions, 11 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini
index 43231249e..826e7e547 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/config.ini
@@ -245,7 +245,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/scratch/nilay/GEM5/gem5/tests/test-progs/hello/bin/alpha/tru64/hello
+executable=/dist/m5/regression/test-progs/hello/bin/alpha/tru64/hello
gid=100
input=cin
kvmInSE=false
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout
index cb26db96d..b930fc9fe 100755
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/simout
@@ -1,12 +1,10 @@
-Redirecting stdout to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing/simout
-Redirecting stderr to build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Nov 15 2015 14:28:00
-gem5 started Nov 15 2015 14:29:57
-gem5 executing on ribera.cs.wisc.edu, pid 29136
-command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing
+gem5 compiled Dec 11 2015 19:54:02
+gem5 started Dec 11 2015 19:54:50
+gem5 executing on zizzer, pid 26249
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing -re /z/atgutier/gem5/gem5/tests/run.py build/ALPHA/tests/opt/quick/se/00.hello/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
index b76987d8f..cb87636d1 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds 0.000018 # Nu
sim_ticks 18239500 # Number of ticks simulated
final_tick 18239500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 60500 # Simulator instruction rate (inst/s)
-host_op_rate 60473 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 427843204 # Simulator tick rate (ticks/s)
-host_mem_usage 288876 # Number of bytes of host memory used
+host_inst_rate 62631 # Simulator instruction rate (inst/s)
+host_op_rate 62591 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 442744438 # Simulator tick rate (ticks/s)
+host_mem_usage 229340 # Number of bytes of host memory used
host_seconds 0.04 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated