summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/tru64
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2013-05-21 11:32:57 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2013-05-21 11:32:57 -0500
commit5b49c3d255eb82089496f8a77d6ab50004b5a2c2 (patch)
treec27568e48e0c39d9943830a870dbf234273c5b7d /tests/quick/se/00.hello/ref/alpha/tru64
parent4ef466cc8a6890a63f504cec02a65ed3f6386e12 (diff)
downloadgem5-5b49c3d255eb82089496f8a77d6ab50004b5a2c2.tar.xz
stats: updates statistics for ruby regressions
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/config.ini21
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/ruby.stats47
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/stats.txt37
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini21
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/ruby.stats24
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt37
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini21
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats35
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt37
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini19
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/ruby.stats44
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt46
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats13
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt19
14 files changed, 110 insertions, 311 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/config.ini
index 89c677e9f..070ef34da 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/config.ini
@@ -52,6 +52,7 @@ max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
+simpoint_start_insts=
switched_out=false
system=system
tracer=system.cpu.tracer
@@ -167,9 +168,9 @@ version=0
[system.ruby.l1_cntrl0]
type=L1Cache_Controller
-children=L1DcacheMemory L1IcacheMemory prefetcher sequencer
-L1DcacheMemory=system.ruby.l1_cntrl0.L1DcacheMemory
-L1IcacheMemory=system.ruby.l1_cntrl0.L1IcacheMemory
+children=L1Dcache L1Icache prefetcher sequencer
+L1Dcache=system.ruby.l1_cntrl0.L1Dcache
+L1Icache=system.ruby.l1_cntrl0.L1Icache
buffer_size=0
clock=1
cntrl_id=0
@@ -188,7 +189,7 @@ to_l2_latency=1
transitions_per_cycle=32
version=0
-[system.ruby.l1_cntrl0.L1DcacheMemory]
+[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -202,7 +203,7 @@ start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
-[system.ruby.l1_cntrl0.L1IcacheMemory]
+[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -230,9 +231,9 @@ unit_filter=8
type=RubySequencer
access_phys_mem=false
clock=1
-dcache=system.ruby.l1_cntrl0.L1DcacheMemory
+dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
-icache=system.ruby.l1_cntrl0.L1IcacheMemory
+icache=system.ruby.l1_cntrl0.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
@@ -245,8 +246,8 @@ slave=system.cpu.icache_port system.cpu.dcache_port
[system.ruby.l2_cntrl0]
type=L2Cache_Controller
-children=L2cacheMemory
-L2cacheMemory=system.ruby.l2_cntrl0.L2cacheMemory
+children=L2cache
+L2cache=system.ruby.l2_cntrl0.L2cache
buffer_size=0
clock=1
cntrl_id=1
@@ -260,7 +261,7 @@ to_l1_latency=1
transitions_per_cycle=32
version=0
-[system.ruby.l2_cntrl0.L2cacheMemory]
+[system.ruby.l2_cntrl0.L2cache]
type=RubyCache
assoc=2
dataAccessLatency=1
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/ruby.stats
index 90fb6decb..e4af41b60 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/ruby.stats
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/ruby.stats
@@ -160,29 +160,6 @@ links_utilized_percent_switch_3: 4.8648
outgoing_messages_switch_3_link_2_Response_Data: 103 7416 [ 0 103 0 0 0 0 0 0 0 0 ] base_latency: 1
outgoing_messages_switch_3_link_2_Response_Control: 436 3488 [ 0 436 0 0 0 0 0 0 0 0 ] base_latency: 1
-Cache Stats: system.ruby.l1_cntrl0.L1IcacheMemory
- system.ruby.l1_cntrl0.L1IcacheMemory_total_misses: 300
- system.ruby.l1_cntrl0.L1IcacheMemory_total_demand_misses: 300
- system.ruby.l1_cntrl0.L1IcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L1IcacheMemory_request_type_IFETCH: 100%
-
- system.ruby.l1_cntrl0.L1IcacheMemory_access_mode_type_Supervisor: 300 100%
-
-Cache Stats: system.ruby.l1_cntrl0.L1DcacheMemory
- system.ruby.l1_cntrl0.L1DcacheMemory_total_misses: 272
- system.ruby.l1_cntrl0.L1DcacheMemory_total_demand_misses: 272
- system.ruby.l1_cntrl0.L1DcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L1DcacheMemory_request_type_LD: 75%
- system.ruby.l1_cntrl0.L1DcacheMemory_request_type_ST: 25%
-
- system.ruby.l1_cntrl0.L1DcacheMemory_access_mode_type_Supervisor: 272 100%
-
--- L1Cache ---
- Event Counts -
Load [415 ] 415
@@ -355,19 +332,6 @@ PF_IS_I Data_Exclusive [0 ] 0
PF_IS_I DataS_fromL1 [0 ] 0
PF_IS_I Data_all_Acks [0 ] 0
-Cache Stats: system.ruby.l2_cntrl0.L2cacheMemory
- system.ruby.l2_cntrl0.L2cacheMemory_total_misses: 547
- system.ruby.l2_cntrl0.L2cacheMemory_total_demand_misses: 547
- system.ruby.l2_cntrl0.L2cacheMemory_total_prefetches: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_sw_prefetches: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_hw_prefetches: 0
-
- system.ruby.l2_cntrl0.L2cacheMemory_request_type_GETS: 35.1005%
- system.ruby.l2_cntrl0.L2cacheMemory_request_type_GET_INSTR: 53.1993%
- system.ruby.l2_cntrl0.L2cacheMemory_request_type_GETX: 11.7002%
-
- system.ruby.l2_cntrl0.L2cacheMemory_access_mode_type_Supervisor: 547 100%
-
--- L2Cache ---
- Event Counts -
L1_GET_INSTR [300 ] 300
@@ -530,17 +494,6 @@ MT_MB Unblock_Cancel [0 ] 0
MT_MB Exclusive_Unblock [272 ] 272
MT_MB MEM_Inv [0 ] 0
-M_MB L1_GET_INSTR [0 ] 0
-M_MB L1_GETS [0 ] 0
-M_MB L1_GETX [0 ] 0
-M_MB L1_UPGRADE [0 ] 0
-M_MB L1_PUTX [0 ] 0
-M_MB L1_PUTX_old [0 ] 0
-M_MB L2_Replacement [0 ] 0
-M_MB L2_Replacement_clean [0 ] 0
-M_MB Exclusive_Unblock [0 ] 0
-M_MB MEM_Inv [0 ] 0
-
MT_IIB L1_GET_INSTR [0 ] 0
MT_IIB L1_GETS [0 ] 0
MT_IIB L1_GETX [0 ] 0
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/stats.txt
index c105d5894..e400893c2 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_CMP_directory/stats.txt
@@ -4,31 +4,22 @@ sim_seconds 0.000053 # Nu
sim_ticks 52575 # Number of ticks simulated
final_tick 52575 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 13619 # Simulator instruction rate (inst/s)
-host_op_rate 13618 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 277801 # Simulator tick rate (ticks/s)
-host_mem_usage 149308 # Number of bytes of host memory used
-host_seconds 0.19 # Real time elapsed on the host
+host_inst_rate 12497 # Simulator instruction rate (inst/s)
+host_op_rate 12496 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 254920 # Simulator tick rate (ticks/s)
+host_mem_usage 152164 # Number of bytes of host memory used
+host_seconds 0.21 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
+system.ruby.l2_cntrl0.L2cache.demand_hits 25 # Number of cache demand hits
+system.ruby.l2_cntrl0.L2cache.demand_misses 547 # Number of cache demand misses
+system.ruby.l2_cntrl0.L2cache.demand_accesses 572 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Dcache.demand_hits 437 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Dcache.demand_misses 272 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Icache.demand_hits 2285 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Icache.demand_misses 300 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed 0 # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams 0 # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested 0 # number of prefetch requests made
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
index fc72761f4..713cafbd1 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/config.ini
@@ -52,6 +52,7 @@ max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
+simpoint_start_insts=
switched_out=false
system=system
tracer=system.cpu.tracer
@@ -166,9 +167,9 @@ version=0
[system.ruby.l1_cntrl0]
type=L1Cache_Controller
-children=L1DcacheMemory L1IcacheMemory sequencer
-L1DcacheMemory=system.ruby.l1_cntrl0.L1DcacheMemory
-L1IcacheMemory=system.ruby.l1_cntrl0.L1IcacheMemory
+children=L1Dcache L1Icache sequencer
+L1Dcache=system.ruby.l1_cntrl0.L1Dcache
+L1Icache=system.ruby.l1_cntrl0.L1Icache
buffer_size=0
clock=1
cntrl_id=0
@@ -184,7 +185,7 @@ transitions_per_cycle=32
use_timeout_latency=50
version=0
-[system.ruby.l1_cntrl0.L1DcacheMemory]
+[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -198,7 +199,7 @@ start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
-[system.ruby.l1_cntrl0.L1IcacheMemory]
+[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -216,9 +217,9 @@ tagArrayBanks=1
type=RubySequencer
access_phys_mem=false
clock=1
-dcache=system.ruby.l1_cntrl0.L1DcacheMemory
+dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
-icache=system.ruby.l1_cntrl0.L1IcacheMemory
+icache=system.ruby.l1_cntrl0.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
@@ -231,8 +232,8 @@ slave=system.cpu.icache_port system.cpu.dcache_port
[system.ruby.l2_cntrl0]
type=L2Cache_Controller
-children=L2cacheMemory
-L2cacheMemory=system.ruby.l2_cntrl0.L2cacheMemory
+children=L2cache
+L2cache=system.ruby.l2_cntrl0.L2cache
buffer_size=0
clock=1
cntrl_id=1
@@ -245,7 +246,7 @@ ruby_system=system.ruby
transitions_per_cycle=32
version=0
-[system.ruby.l2_cntrl0.L2cacheMemory]
+[system.ruby.l2_cntrl0.L2cache]
type=RubyCache
assoc=2
dataAccessLatency=1
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/ruby.stats
index 5885ff77b..1cbdf7fce 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/ruby.stats
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/ruby.stats
@@ -164,22 +164,6 @@ links_utilized_percent_switch_3: 6.52835
outgoing_messages_switch_3_link_2_Writeback_Control: 738 5904 [ 0 407 331 0 0 0 0 0 0 0 ] base_latency: 1
outgoing_messages_switch_3_link_2_Unblock_Control: 423 3384 [ 0 0 423 0 0 0 0 0 0 0 ] base_latency: 1
-Cache Stats: system.ruby.l1_cntrl0.L1IcacheMemory
- system.ruby.l1_cntrl0.L1IcacheMemory_total_misses: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_demand_misses: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0
-
-
-Cache Stats: system.ruby.l1_cntrl0.L1DcacheMemory
- system.ruby.l1_cntrl0.L1DcacheMemory_total_misses: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_demand_misses: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0
-
-
--- L1Cache ---
- Event Counts -
Load [415 ] 415
@@ -342,14 +326,6 @@ II Writeback_Ack [0 ] 0
II Writeback_Ack_Data [0 ] 0
II Writeback_Nack [0 ] 0
-Cache Stats: system.ruby.l2_cntrl0.L2cacheMemory
- system.ruby.l2_cntrl0.L2cacheMemory_total_misses: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_demand_misses: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_prefetches: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_sw_prefetches: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_hw_prefetches: 0
-
-
--- L2Cache ---
- Event Counts -
L1_GETS [454 ] 454
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
index 21dd911d3..8f2c45ec9 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
@@ -4,31 +4,22 @@ sim_seconds 0.000045 # Nu
sim_ticks 44968 # Number of ticks simulated
final_tick 44968 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 8988 # Simulator instruction rate (inst/s)
-host_op_rate 8987 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 156818 # Simulator tick rate (ticks/s)
-host_mem_usage 149468 # Number of bytes of host memory used
-host_seconds 0.29 # Real time elapsed on the host
+host_inst_rate 13243 # Simulator instruction rate (inst/s)
+host_op_rate 13241 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 231036 # Simulator tick rate (ticks/s)
+host_mem_usage 152316 # Number of bytes of host memory used
+host_seconds 0.19 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
+system.ruby.l2_cntrl0.L2cache.demand_hits 87 # Number of cache demand hits
+system.ruby.l2_cntrl0.L2cache.demand_misses 423 # Number of cache demand misses
+system.ruby.l2_cntrl0.L2cache.demand_accesses 510 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Dcache.demand_hits 469 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Dcache.demand_misses 240 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Icache.demand_hits 2315 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Icache.demand_misses 270 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
index e712900eb..c81d2d62c 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/config.ini
@@ -52,6 +52,7 @@ max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
+simpoint_start_insts=
switched_out=false
system=system
tracer=system.cpu.tracer
@@ -170,9 +171,9 @@ version=0
[system.ruby.l1_cntrl0]
type=L1Cache_Controller
-children=L1DcacheMemory L1IcacheMemory sequencer
-L1DcacheMemory=system.ruby.l1_cntrl0.L1DcacheMemory
-L1IcacheMemory=system.ruby.l1_cntrl0.L1IcacheMemory
+children=L1Dcache L1Icache sequencer
+L1Dcache=system.ruby.l1_cntrl0.L1Dcache
+L1Icache=system.ruby.l1_cntrl0.L1Icache
N_tokens=2
buffer_size=0
clock=1
@@ -195,7 +196,7 @@ transitions_per_cycle=32
use_timeout_latency=50
version=0
-[system.ruby.l1_cntrl0.L1DcacheMemory]
+[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -209,7 +210,7 @@ start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
-[system.ruby.l1_cntrl0.L1IcacheMemory]
+[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -227,9 +228,9 @@ tagArrayBanks=1
type=RubySequencer
access_phys_mem=false
clock=1
-dcache=system.ruby.l1_cntrl0.L1DcacheMemory
+dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
-icache=system.ruby.l1_cntrl0.L1IcacheMemory
+icache=system.ruby.l1_cntrl0.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
@@ -242,8 +243,8 @@ slave=system.cpu.icache_port system.cpu.dcache_port
[system.ruby.l2_cntrl0]
type=L2Cache_Controller
-children=L2cacheMemory
-L2cacheMemory=system.ruby.l2_cntrl0.L2cacheMemory
+children=L2cache
+L2cache=system.ruby.l2_cntrl0.L2cache
N_tokens=2
buffer_size=0
clock=1
@@ -258,7 +259,7 @@ ruby_system=system.ruby
transitions_per_cycle=32
version=0
-[system.ruby.l2_cntrl0.L2cacheMemory]
+[system.ruby.l2_cntrl0.L2cache]
type=RubyCache
assoc=2
dataAccessLatency=1
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats
index 24d750eb4..8d7b50556 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/ruby.stats
@@ -160,29 +160,6 @@ links_utilized_percent_switch_3: 4.36236
outgoing_messages_switch_3_link_2_Writeback_Data: 84 6048 [ 0 0 0 0 84 0 0 0 0 0 ] base_latency: 1
outgoing_messages_switch_3_link_2_Writeback_Control: 365 2920 [ 0 0 0 0 365 0 0 0 0 0 ] base_latency: 1
-Cache Stats: system.ruby.l1_cntrl0.L1IcacheMemory
- system.ruby.l1_cntrl0.L1IcacheMemory_total_misses: 270
- system.ruby.l1_cntrl0.L1IcacheMemory_total_demand_misses: 270
- system.ruby.l1_cntrl0.L1IcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L1IcacheMemory_request_type_IFETCH: 100%
-
- system.ruby.l1_cntrl0.L1IcacheMemory_access_mode_type_Supervisor: 270 100%
-
-Cache Stats: system.ruby.l1_cntrl0.L1DcacheMemory
- system.ruby.l1_cntrl0.L1DcacheMemory_total_misses: 248
- system.ruby.l1_cntrl0.L1DcacheMemory_total_demand_misses: 248
- system.ruby.l1_cntrl0.L1DcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L1DcacheMemory_request_type_LD: 73.3871%
- system.ruby.l1_cntrl0.L1DcacheMemory_request_type_ST: 26.6129%
-
- system.ruby.l1_cntrl0.L1DcacheMemory_access_mode_type_Supervisor: 248 100%
-
--- L1Cache ---
- Event Counts -
Load [415 ] 415
@@ -534,18 +511,6 @@ IS_L Persistent_GETS [0 ] 0
IS_L Own_Lock_or_Unlock [0 ] 0
IS_L Request_Timeout [0 ] 0
-Cache Stats: system.ruby.l2_cntrl0.L2cacheMemory
- system.ruby.l2_cntrl0.L2cacheMemory_total_misses: 454
- system.ruby.l2_cntrl0.L2cacheMemory_total_demand_misses: 454
- system.ruby.l2_cntrl0.L2cacheMemory_total_prefetches: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_sw_prefetches: 0
- system.ruby.l2_cntrl0.L2cacheMemory_total_hw_prefetches: 0
-
- system.ruby.l2_cntrl0.L2cacheMemory_request_type_GETS: 87.2247%
- system.ruby.l2_cntrl0.L2cacheMemory_request_type_GETX: 12.7753%
-
- system.ruby.l2_cntrl0.L2cacheMemory_access_mode_type_Supervisor: 454 100%
-
--- L2Cache ---
- Event Counts -
L1_GETS [448 ] 448
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
index 079440a44..2b0dd9ad2 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
@@ -4,31 +4,22 @@ sim_seconds 0.000043 # Nu
sim_ticks 43073 # Number of ticks simulated
final_tick 43073 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 13169 # Simulator instruction rate (inst/s)
-host_op_rate 13168 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 220076 # Simulator tick rate (ticks/s)
-host_mem_usage 148388 # Number of bytes of host memory used
-host_seconds 0.20 # Real time elapsed on the host
+host_inst_rate 14561 # Simulator instruction rate (inst/s)
+host_op_rate 14560 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 243330 # Simulator tick rate (ticks/s)
+host_mem_usage 151252 # Number of bytes of host memory used
+host_seconds 0.18 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l2_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l2_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
+system.ruby.l2_cntrl0.L2cache.demand_hits 64 # Number of cache demand hits
+system.ruby.l2_cntrl0.L2cache.demand_misses 454 # Number of cache demand misses
+system.ruby.l2_cntrl0.L2cache.demand_accesses 518 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Dcache.demand_hits 461 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Dcache.demand_misses 248 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Icache.demand_hits 2315 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Icache.demand_misses 270 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
index b21252b35..0fadcc223 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/config.ini
@@ -52,6 +52,7 @@ max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
+simpoint_start_insts=
switched_out=false
system=system
tracer=system.cpu.tracer
@@ -183,10 +184,10 @@ tagArrayBanks=1
[system.ruby.l1_cntrl0]
type=L1Cache_Controller
-children=L1DcacheMemory L1IcacheMemory L2cacheMemory sequencer
-L1DcacheMemory=system.ruby.l1_cntrl0.L1DcacheMemory
-L1IcacheMemory=system.ruby.l1_cntrl0.L1IcacheMemory
-L2cacheMemory=system.ruby.l1_cntrl0.L2cacheMemory
+children=L1Dcache L1Icache L2cache sequencer
+L1Dcache=system.ruby.l1_cntrl0.L1Dcache
+L1Icache=system.ruby.l1_cntrl0.L1Icache
+L2cache=system.ruby.l1_cntrl0.L2cache
buffer_size=0
cache_response_latency=10
clock=1
@@ -203,7 +204,7 @@ sequencer=system.ruby.l1_cntrl0.sequencer
transitions_per_cycle=32
version=0
-[system.ruby.l1_cntrl0.L1DcacheMemory]
+[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -217,7 +218,7 @@ start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
-[system.ruby.l1_cntrl0.L1IcacheMemory]
+[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -231,7 +232,7 @@ start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
-[system.ruby.l1_cntrl0.L2cacheMemory]
+[system.ruby.l1_cntrl0.L2cache]
type=RubyCache
assoc=2
dataAccessLatency=1
@@ -249,9 +250,9 @@ tagArrayBanks=1
type=RubySequencer
access_phys_mem=false
clock=1
-dcache=system.ruby.l1_cntrl0.L1DcacheMemory
+dcache=system.ruby.l1_cntrl0.L1Dcache
deadlock_threshold=500000
-icache=system.ruby.l1_cntrl0.L1IcacheMemory
+icache=system.ruby.l1_cntrl0.L1Icache
max_outstanding_requests=16
ruby_system=system.ruby
support_data_reqs=true
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/ruby.stats
index 55e7ee435..665871e67 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/ruby.stats
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/ruby.stats
@@ -144,42 +144,6 @@ links_utilized_percent_switch_2: 4.77887
outgoing_messages_switch_2_link_1_Writeback_Control: 769 6152 [ 0 0 425 0 0 344 0 0 0 0 ] base_latency: 1
outgoing_messages_switch_2_link_1_Unblock_Control: 440 3520 [ 0 0 0 0 0 440 0 0 0 0 ] base_latency: 1
-Cache Stats: system.ruby.l1_cntrl0.L1IcacheMemory
- system.ruby.l1_cntrl0.L1IcacheMemory_total_misses: 270
- system.ruby.l1_cntrl0.L1IcacheMemory_total_demand_misses: 270
- system.ruby.l1_cntrl0.L1IcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1IcacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L1IcacheMemory_request_type_IFETCH: 100%
-
- system.ruby.l1_cntrl0.L1IcacheMemory_access_mode_type_Supervisor: 270 100%
-
-Cache Stats: system.ruby.l1_cntrl0.L1DcacheMemory
- system.ruby.l1_cntrl0.L1DcacheMemory_total_misses: 240
- system.ruby.l1_cntrl0.L1DcacheMemory_total_demand_misses: 240
- system.ruby.l1_cntrl0.L1DcacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L1DcacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L1DcacheMemory_request_type_LD: 75.8333%
- system.ruby.l1_cntrl0.L1DcacheMemory_request_type_ST: 24.1667%
-
- system.ruby.l1_cntrl0.L1DcacheMemory_access_mode_type_Supervisor: 240 100%
-
-Cache Stats: system.ruby.l1_cntrl0.L2cacheMemory
- system.ruby.l1_cntrl0.L2cacheMemory_total_misses: 510
- system.ruby.l1_cntrl0.L2cacheMemory_total_demand_misses: 510
- system.ruby.l1_cntrl0.L2cacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.L2cacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.L2cacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.L2cacheMemory_request_type_LD: 35.6863%
- system.ruby.l1_cntrl0.L2cacheMemory_request_type_ST: 11.3725%
- system.ruby.l1_cntrl0.L2cacheMemory_request_type_IFETCH: 52.9412%
-
- system.ruby.l1_cntrl0.L2cacheMemory_access_mode_type_Supervisor: 510 100%
-
--- L1Cache ---
- Event Counts -
Load [422 ] 422
@@ -577,14 +541,6 @@ MM_WF Ack [0 ] 0
MM_WF All_acks_no_sharers [0 ] 0
MM_WF Flush_line [0 ] 0
-Cache Stats: system.ruby.dir_cntrl0.probeFilter
- system.ruby.dir_cntrl0.probeFilter_total_misses: 0
- system.ruby.dir_cntrl0.probeFilter_total_demand_misses: 0
- system.ruby.dir_cntrl0.probeFilter_total_prefetches: 0
- system.ruby.dir_cntrl0.probeFilter_total_sw_prefetches: 0
- system.ruby.dir_cntrl0.probeFilter_total_hw_prefetches: 0
-
-
Memory controller: system.ruby.dir_cntrl0.memBuffer:
memory_total_requests: 522
memory_reads: 441
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
index 2f8e4f7f6..d3fbb9bcf 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
@@ -4,37 +4,25 @@ sim_seconds 0.000035 # Nu
sim_ticks 35432 # Number of ticks simulated
final_tick 35432 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 16513 # Simulator instruction rate (inst/s)
-host_op_rate 16511 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 226994 # Simulator tick rate (ticks/s)
-host_mem_usage 148320 # Number of bytes of host memory used
-host_seconds 0.16 # Real time elapsed on the host
+host_inst_rate 17259 # Simulator instruction rate (inst/s)
+host_op_rate 17257 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 237238 # Simulator tick rate (ticks/s)
+host_mem_usage 151196 # Number of bytes of host memory used
+host_seconds 0.15 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1DcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1DcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L1IcacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L1IcacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.l1_cntrl0.L2cacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.L2cacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.L2cacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.L2cacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.L2cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.L2cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
-system.ruby.dir_cntrl0.probeFilter.num_data_array_reads 0 # number of data array reads
-system.ruby.dir_cntrl0.probeFilter.num_data_array_writes 0 # number of data array writes
-system.ruby.dir_cntrl0.probeFilter.num_tag_array_reads 0 # number of tag array reads
-system.ruby.dir_cntrl0.probeFilter.num_tag_array_writes 0 # number of tag array writes
-system.ruby.dir_cntrl0.probeFilter.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.dir_cntrl0.probeFilter.num_data_array_stalls 0 # number of stalls caused by data array
+system.ruby.l1_cntrl0.L1Dcache.demand_hits 469 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Dcache.demand_misses 240 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Dcache.demand_accesses 709 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L1Icache.demand_hits 2315 # Number of cache demand hits
+system.ruby.l1_cntrl0.L1Icache.demand_misses 270 # Number of cache demand misses
+system.ruby.l1_cntrl0.L1Icache.demand_accesses 2585 # Number of cache demand accesses
+system.ruby.l1_cntrl0.L2cache.demand_hits 69 # Number of cache demand hits
+system.ruby.l1_cntrl0.L2cache.demand_misses 441 # Number of cache demand misses
+system.ruby.l1_cntrl0.L2cache.demand_accesses 510 # Number of cache demand accesses
+system.ruby.dir_cntrl0.probeFilter.demand_hits 0 # Number of cache demand hits
+system.ruby.dir_cntrl0.probeFilter.demand_misses 0 # Number of cache demand misses
+system.ruby.dir_cntrl0.probeFilter.demand_accesses 0 # Number of cache demand accesses
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats
index dd53859f3..819d00fb8 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/ruby.stats
@@ -133,19 +133,6 @@ links_utilized_percent_switch_2: 5.94308
outgoing_messages_switch_2_link_1_Control: 626 5008 [ 0 0 626 0 0 0 0 0 0 0 ] base_latency: 1
outgoing_messages_switch_2_link_1_Data: 622 44784 [ 0 0 622 0 0 0 0 0 0 0 ] base_latency: 1
-Cache Stats: system.ruby.l1_cntrl0.cacheMemory
- system.ruby.l1_cntrl0.cacheMemory_total_misses: 626
- system.ruby.l1_cntrl0.cacheMemory_total_demand_misses: 626
- system.ruby.l1_cntrl0.cacheMemory_total_prefetches: 0
- system.ruby.l1_cntrl0.cacheMemory_total_sw_prefetches: 0
- system.ruby.l1_cntrl0.cacheMemory_total_hw_prefetches: 0
-
- system.ruby.l1_cntrl0.cacheMemory_request_type_LD: 39.1374%
- system.ruby.l1_cntrl0.cacheMemory_request_type_ST: 13.4185%
- system.ruby.l1_cntrl0.cacheMemory_request_type_IFETCH: 47.4441%
-
- system.ruby.l1_cntrl0.cacheMemory_access_mode_type_Supervisor: 626 100%
-
--- L1Cache ---
- Event Counts -
Load [415 ] 415
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
index 0ebf1503f..98abd69d6 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
@@ -4,19 +4,16 @@ sim_seconds 0.000052 # Nu
sim_ticks 52498 # Number of ticks simulated
final_tick 52498 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 17956 # Simulator instruction rate (inst/s)
-host_op_rate 17953 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 365693 # Simulator tick rate (ticks/s)
-host_mem_usage 148916 # Number of bytes of host memory used
-host_seconds 0.14 # Real time elapsed on the host
+host_inst_rate 9649 # Simulator instruction rate (inst/s)
+host_op_rate 9649 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 196549 # Simulator tick rate (ticks/s)
+host_mem_usage 151788 # Number of bytes of host memory used
+host_seconds 0.27 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
-system.ruby.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads
-system.ruby.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes
-system.ruby.l1_cntrl0.cacheMemory.num_tag_array_reads 0 # number of tag array reads
-system.ruby.l1_cntrl0.cacheMemory.num_tag_array_writes 0 # number of tag array writes
-system.ruby.l1_cntrl0.cacheMemory.num_tag_array_stalls 0 # number of stalls caused by tag array
-system.ruby.l1_cntrl0.cacheMemory.num_data_array_stalls 0 # number of stalls caused by data array
+system.ruby.l1_cntrl0.cacheMemory.demand_hits 2668 # Number of cache demand hits
+system.ruby.l1_cntrl0.cacheMemory.demand_misses 626 # Number of cache demand misses
+system.ruby.l1_cntrl0.cacheMemory.demand_accesses 3294 # Number of cache demand accesses
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv