diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2013-03-27 18:36:21 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2013-03-27 18:36:21 -0500 |
commit | 4646369afd408b486fd3515c35d6c6bbe8960839 (patch) | |
tree | 0649a2372083956dc573d4b0d56d60c1c15a344c /tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini | |
parent | 4920f0d7e5a4c29ada074bf3a73f36510e138016 (diff) | |
download | gem5-4646369afd408b486fd3515c35d6c6bbe8960839.tar.xz |
regressions: update due to cache latency fix
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini')
-rw-r--r-- | tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini index 875543733..99487a7ba 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini @@ -588,6 +588,7 @@ type=CoherentBus block_size=64 clock=500 header_cycles=1 +system=system use_default_range=false width=32 master=system.cpu.l2cache.cpu_side @@ -620,6 +621,7 @@ type=CoherentBus block_size=64 clock=1000 header_cycles=1 +system=system use_default_range=false width=8 master=system.physmem.port @@ -630,6 +632,7 @@ type=SimpleDRAM activation_limit=4 addr_mapping=openmap banks_per_rank=8 +channels=1 clock=1000 conf_table_reported=false in_addr_map=true |