summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker
diff options
context:
space:
mode:
authorAnthony Gutierrez <atgutier@umich.edu>2015-12-12 17:27:38 -0500
committerAnthony Gutierrez <atgutier@umich.edu>2015-12-12 17:27:38 -0500
commit4935f0d5ff5bf5cae97021387362ab9c567a9262 (patch)
tree18ebd0a43f7265ebb6c5eadf3ca2f44f3777db67 /tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker
parent634f34d3f2c68ea26350c81c32440971c98edefb (diff)
downloadgem5-4935f0d5ff5bf5cae97021387362ab9c567a9262.tar.xz
stats: bump stats to reflect ruby tester changes
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker')
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini2
-rwxr-xr-xtests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout10
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt10
3 files changed, 10 insertions, 12 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
index ceb6c35e9..c9fb81947 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
@@ -876,7 +876,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/scratch/nilay/GEM5/gem5/tests/test-progs/hello/bin/arm/linux/hello
+executable=/dist/m5/regression/test-progs/hello/bin/arm/linux/hello
gid=100
input=cin
kvmInSE=false
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
index 8119abd2f..d15aafd49 100755
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
@@ -1,12 +1,10 @@
-Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simout
-Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Nov 15 2015 15:24:37
-gem5 started Nov 15 2015 15:29:13
-gem5 executing on ribera.cs.wisc.edu, pid 11155
-command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re /scratch/nilay/GEM5/gem5/tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker
+gem5 compiled Dec 11 2015 20:46:46
+gem5 started Dec 11 2015 20:49:26
+gem5 executing on zizzer, pid 11626
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re /z/atgutier/gem5/gem5/tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
index 8297b21bd..ee1c5e353 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000017 # Nu
sim_ticks 17170000 # Number of ticks simulated
final_tick 17170000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 30630 # Simulator instruction rate (inst/s)
-host_op_rate 35868 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 114456188 # Simulator tick rate (ticks/s)
-host_mem_usage 308252 # Number of bytes of host memory used
-host_seconds 0.15 # Real time elapsed on the host
+host_inst_rate 17652 # Simulator instruction rate (inst/s)
+host_op_rate 20671 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 65987169 # Simulator tick rate (ticks/s)
+host_mem_usage 248556 # Number of bytes of host memory used
+host_seconds 0.26 # Real time elapsed on the host
sim_insts 4592 # Number of instructions simulated
sim_ops 5378 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts