summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux/o3-timing
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2012-03-09 15:33:07 -0500
committerAli Saidi <saidi@eecs.umich.edu>2012-03-09 15:33:07 -0500
commit470051345af2a78425730bd790000530b1b8a1f5 (patch)
treed2bdfb09a2cfc4c96a5fcd9c4399610fbf4206a3 /tests/quick/se/00.hello/ref/arm/linux/o3-timing
parent9a9a4a0780865dc722b7564ea1c1bf8bacb4e5ce (diff)
downloadgem5-470051345af2a78425730bd790000530b1b8a1f5.tar.xz
ARM: Update stats for CBNZ fix.
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/o3-timing')
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini28
-rwxr-xr-xtests/quick/se/00.hello/ref/arm/linux/o3-timing/simout4
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt10
3 files changed, 22 insertions, 20 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
index a46f1b25d..29d0ee1dd 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
@@ -26,7 +26,7 @@ work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
-system_port=system.membus.port[0]
+system_port=system.membus.slave[0]
[system.cpu]
type=DerivO3CPU
@@ -127,7 +127,7 @@ icache_port=system.cpu.icache.cpu_side
[system.cpu.dcache]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=2
block_size=64
forward_snoops=true
@@ -148,7 +148,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.port[1]
+mem_side=system.cpu.toL2Bus.slave[1]
[system.cpu.dtb]
type=ArmTLB
@@ -161,7 +161,7 @@ type=ArmTableWalker
max_backoff=100000
min_backoff=0
sys=system
-port=system.cpu.toL2Bus.port[3]
+port=system.cpu.toL2Bus.slave[3]
[system.cpu.fuPool]
type=FUPool
@@ -428,7 +428,7 @@ opLat=3
[system.cpu.icache]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=2
block_size=64
forward_snoops=true
@@ -449,7 +449,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.port[0]
+mem_side=system.cpu.toL2Bus.slave[0]
[system.cpu.interrupts]
type=ArmInterrupts
@@ -465,11 +465,11 @@ type=ArmTableWalker
max_backoff=100000
min_backoff=0
sys=system
-port=system.cpu.toL2Bus.port[2]
+port=system.cpu.toL2Bus.slave[2]
[system.cpu.l2cache]
type=BaseCache
-addr_range=0:18446744073709551615
+addr_ranges=0:18446744073709551615
assoc=2
block_size=64
forward_snoops=true
@@ -489,8 +489,8 @@ tgts_per_mshr=5
trace_addr=0
two_queue=false
write_buffers=8
-cpu_side=system.cpu.toL2Bus.port[4]
-mem_side=system.membus.port[2]
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
type=Bus
@@ -500,7 +500,8 @@ clock=1000
header_cycles=1
use_default_range=false
width=64
-port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.l2cache.cpu_side
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port
[system.cpu.tracer]
type=ExeTracer
@@ -532,7 +533,8 @@ clock=1000
header_cycles=1
use_default_range=false
width=64
-port=system.system_port system.physmem.port[0] system.cpu.l2cache.mem_side
+master=system.physmem.port[0]
+slave=system.system_port system.cpu.l2cache.mem_side
[system.physmem]
type=PhysicalMemory
@@ -542,5 +544,5 @@ latency_var=0
null=false
range=0:134217727
zero=false
-port=system.membus.port[1]
+port=system.membus.master[0]
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
index e7e46b503..cdeb6fd62 100755
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
@@ -1,8 +1,8 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Feb 12 2012 17:19:56
-gem5 started Feb 12 2012 19:57:12
+gem5 compiled Mar 9 2012 10:15:20
+gem5 started Mar 9 2012 10:17:15
gem5 executing on zizzer
command line: build/ARM/gem5.fast -d build/ARM/tests/fast/quick/se/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM/tests/fast/quick/se/00.hello/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
index 6eeb02481..b762714e2 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000010 # Nu
sim_ticks 10389500 # Number of ticks simulated
final_tick 10389500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 66059 # Simulator instruction rate (inst/s)
-host_op_rate 82394 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 149123755 # Simulator tick rate (ticks/s)
-host_mem_usage 221320 # Number of bytes of host memory used
-host_seconds 0.07 # Real time elapsed on the host
+host_inst_rate 31505 # Simulator instruction rate (inst/s)
+host_op_rate 39300 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 71135954 # Simulator tick rate (ticks/s)
+host_mem_usage 225060 # Number of bytes of host memory used
+host_seconds 0.15 # Real time elapsed on the host
sim_insts 4600 # Number of instructions simulated
sim_ops 5739 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 25600 # Number of bytes read from this memory