summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2014-01-24 15:29:33 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2014-01-24 15:29:33 -0600
commitf3585c841e964c98911784a187fc4f081a02a0a6 (patch)
tree2a5a3edeaeb0ffe37ca3a04b884f8f66c7538bbf /tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
parentcfc4a999828a5b51f4c514e3a7c47b4eebc450b9 (diff)
downloadgem5-f3585c841e964c98911784a187fc4f081a02a0a6.tar.xz
stats: update stats for cache occupancy and clock domain changes
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt31
1 files changed, 26 insertions, 5 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
index 13e2763d6..a3962cb85 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
@@ -4,13 +4,15 @@ sim_seconds 0.000026 # Nu
sim_ticks 25969000 # Number of ticks simulated
final_tick 25969000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 229244 # Simulator instruction rate (inst/s)
-host_op_rate 284503 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1301168988 # Simulator tick rate (ticks/s)
-host_mem_usage 238660 # Number of bytes of host memory used
-host_seconds 0.02 # Real time elapsed on the host
+host_inst_rate 84539 # Simulator instruction rate (inst/s)
+host_op_rate 105013 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 480681007 # Simulator tick rate (ticks/s)
+host_mem_usage 245716 # Number of bytes of host memory used
+host_seconds 0.05 # Real time elapsed on the host
sim_insts 4565 # Number of instructions simulated
sim_ops 5672 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 14400 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 8000 # Number of bytes read from this memory
system.physmem.bytes_read::total 22400 # Number of bytes read from this memory
@@ -42,6 +44,7 @@ system.membus.reqLayer0.occupancy 350000 # La
system.membus.reqLayer0.utilization 1.3 # Layer utilization (%)
system.membus.respLayer1.occupancy 3150000 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 12.1 # Layer utilization (%)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -116,6 +119,12 @@ system.cpu.icache.tags.warmup_cycle 0 # Cy
system.cpu.icache.tags.occ_blocks::cpu.inst 114.614391 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.055964 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.055964 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 240 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 107 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 133 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.117188 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 9451 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 9451 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 4364 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 4364 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 4364 # number of demand (read+write) hits
@@ -196,6 +205,12 @@ system.cpu.l2cache.tags.occ_blocks::cpu.data 48.181371
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003231 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.001470 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.004702 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 307 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 128 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 179 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.009369 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 3406 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 3406 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 16 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 16 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 32 # number of ReadReq hits
@@ -322,6 +337,12 @@ system.cpu.dcache.tags.warmup_cycle 0 # Cy
system.cpu.dcache.tags.occ_blocks::cpu.data 83.000387 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.020264 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.020264 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 141 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 101 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 4303 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 4303 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 1048 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 1048 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 870 # number of WriteReq hits