summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2016-10-19 06:20:04 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2016-10-19 06:20:04 -0400
commit607c2772915628c2c67c1c5bfdefaa33ae66a06e (patch)
treef8f23fd4012f9a0053d65ac91792a7dc61d6baff /tests/quick/se/00.hello/ref/arm/linux
parent71c982ff708cc3adc7c0eccf536fea34c20cc5f0 (diff)
downloadgem5-607c2772915628c2c67c1c5bfdefaa33ae66a06e.tar.xz
stats: Update stats to reflect recent changes to floats
Mostly just splitting out the floats ops and corresponding reads/writes.
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux')
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt96
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt96
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt16
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt16
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt16
6 files changed, 147 insertions, 107 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt
index 48cd9ae26..4822d2cee 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds 0.000033 # Nu
sim_ticks 32719500 # Number of ticks simulated
final_tick 32719500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 127457 # Simulator instruction rate (inst/s)
-host_op_rate 149152 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 904929733 # Simulator tick rate (ticks/s)
-host_mem_usage 267332 # Number of bytes of host memory used
+host_inst_rate 128948 # Simulator instruction rate (inst/s)
+host_op_rate 150916 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 915725978 # Simulator tick rate (ticks/s)
+host_mem_usage 269308 # Number of bytes of host memory used
host_seconds 0.04 # Real time elapsed on the host
sim_insts 4605 # Number of instructions simulated
sim_ops 5391 # Number of ops (including micro ops) simulated
@@ -415,7 +415,9 @@ system.cpu.op_class_0::FloatAdd 0 0.00% 63.49% # Cl
system.cpu.op_class_0::FloatCmp 0 0.00% 63.49% # Class of committed instruction
system.cpu.op_class_0::FloatCvt 0 0.00% 63.49% # Class of committed instruction
system.cpu.op_class_0::FloatMult 0 0.00% 63.49% # Class of committed instruction
+system.cpu.op_class_0::FloatMultAcc 0 0.00% 63.49% # Class of committed instruction
system.cpu.op_class_0::FloatDiv 0 0.00% 63.49% # Class of committed instruction
+system.cpu.op_class_0::FloatMisc 0 0.00% 63.49% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt 0 0.00% 63.49% # Class of committed instruction
system.cpu.op_class_0::SimdAdd 0 0.00% 63.49% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc 0 0.00% 63.49% # Class of committed instruction
@@ -438,7 +440,9 @@ system.cpu.op_class_0::SimdFloatMult 0 0.00% 63.55% # Cl
system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 63.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 63.55% # Class of committed instruction
system.cpu.op_class_0::MemRead 1027 19.05% 82.60% # Class of committed instruction
-system.cpu.op_class_0::MemWrite 938 17.40% 100.00% # Class of committed instruction
+system.cpu.op_class_0::MemWrite 922 17.10% 99.70% # Class of committed instruction
+system.cpu.op_class_0::FloatMemRead 0 0.00% 99.70% # Class of committed instruction
+system.cpu.op_class_0::FloatMemWrite 16 0.30% 100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.op_class_0::total 5391 # Class of committed instruction
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
index bf47005a8..5d8a28b22 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000018 # Nu
sim_ticks 18422500 # Number of ticks simulated
final_tick 18422500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 65137 # Simulator instruction rate (inst/s)
-host_op_rate 76274 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 261240377 # Simulator tick rate (ticks/s)
-host_mem_usage 268360 # Number of bytes of host memory used
-host_seconds 0.07 # Real time elapsed on the host
+host_inst_rate 76941 # Simulator instruction rate (inst/s)
+host_op_rate 90095 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 308579581 # Simulator tick rate (ticks/s)
+host_mem_usage 270584 # Number of bytes of host memory used
+host_seconds 0.06 # Real time elapsed on the host
sim_insts 4592 # Number of instructions simulated
sim_ops 5378 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -613,37 +613,41 @@ system.cpu.iq.issued_per_cycle::min_value 0 # N
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 13535 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu 9 6.12% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead 66 44.90% 51.02% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite 72 48.98% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 9 6.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMisc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 66 44.00% 50.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 62 41.33% 91.33% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMemRead 0 0.00% 91.33% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMemWrite 13 8.67% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
@@ -654,7 +658,9 @@ system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.13% # Ty
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.13% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.13% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.13% # Type of FU issued
@@ -677,21 +683,23 @@ system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.17% # Ty
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 1876 23.17% 85.34% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 1187 14.66% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 1154 14.25% 99.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.59% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMemWrite 33 0.41% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 8096 # Type of FU issued
system.cpu.iq.rate 0.219725 # Inst issue rate
-system.cpu.iq.fu_busy_cnt 147 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.018157 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_busy_cnt 150 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.018528 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 29820 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 14935 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 7404 # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads 91 # Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_reads 94 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 132 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 32 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 8200 # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses 43 # Number of floating point alu accesses
+system.cpu.iq.fp_alu_accesses 46 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 23 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 1170 # Number of loads squashed
@@ -770,7 +778,9 @@ system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% # Cl
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% # Class of committed instruction
@@ -793,7 +803,9 @@ system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% #
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite 938 17.44% 100.00% # Class of committed instruction
+system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 5378 # Class of committed instruction
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
index 867d50715..613bc274a 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000020 # Nu
sim_ticks 20299000 # Number of ticks simulated
final_tick 20299000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 44590 # Simulator instruction rate (inst/s)
-host_op_rate 52212 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 197038809 # Simulator tick rate (ticks/s)
-host_mem_usage 265156 # Number of bytes of host memory used
-host_seconds 0.10 # Real time elapsed on the host
+host_inst_rate 98455 # Simulator instruction rate (inst/s)
+host_op_rate 115276 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 434998330 # Simulator tick rate (ticks/s)
+host_mem_usage 266116 # Number of bytes of host memory used
+host_seconds 0.05 # Real time elapsed on the host
sim_insts 4592 # Number of instructions simulated
sim_ops 5378 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -489,37 +489,41 @@ system.cpu.iq.issued_per_cycle::min_value 0 # N
system.cpu.iq.issued_per_cycle::max_value 4 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 15916 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu 416 28.85% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead 475 32.94% 61.79% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite 551 38.21% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 416 28.75% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMisc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.75% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 475 32.83% 61.58% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 539 37.25% 98.83% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMemRead 0 0.00% 98.83% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMemWrite 17 1.17% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
@@ -530,7 +534,9 @@ system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.78% # Ty
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.78% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.78% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.78% # Type of FU issued
@@ -553,21 +559,23 @@ system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.83% # Ty
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 1605 22.21% 85.03% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 1082 14.97% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 1066 14.75% 99.78% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.78% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMemWrite 16 0.22% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 7228 # Type of FU issued
system.cpu.iq.rate 0.178034 # Inst issue rate
-system.cpu.iq.fu_busy_cnt 1442 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.199502 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_busy_cnt 1447 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.200194 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 31952 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 11715 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 6617 # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads 44 # Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_reads 49 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 8642 # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses 28 # Number of floating point alu accesses
+system.cpu.iq.fp_alu_accesses 33 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 12 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 796 # Number of loads squashed
@@ -646,7 +654,9 @@ system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% # Cl
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% # Class of committed instruction
@@ -669,7 +679,9 @@ system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% #
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite 938 17.44% 100.00% # Class of committed instruction
+system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 5378 # Class of committed instruction
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt
index 83c02dd61..d8c753698 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000003 # Nu
sim_ticks 2695000 # Number of ticks simulated
final_tick 2695000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 207093 # Simulator instruction rate (inst/s)
-host_op_rate 242387 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 121392563 # Simulator tick rate (ticks/s)
-host_mem_usage 259512 # Number of bytes of host memory used
-host_seconds 0.02 # Real time elapsed on the host
+host_inst_rate 707147 # Simulator instruction rate (inst/s)
+host_op_rate 826854 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 413753949 # Simulator tick rate (ticks/s)
+host_mem_usage 259056 # Number of bytes of host memory used
+host_seconds 0.01 # Real time elapsed on the host
sim_insts 4592 # Number of instructions simulated
sim_ops 5378 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -317,7 +317,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 63.49% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 63.49% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 63.49% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 63.49% # Class of executed instruction
@@ -340,7 +342,9 @@ system.cpu.op_class::SimdFloatMult 0 0.00% 63.55% # Cl
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.55% # Class of executed instruction
system.cpu.op_class::MemRead 1027 19.05% 82.60% # Class of executed instruction
-system.cpu.op_class::MemWrite 938 17.40% 100.00% # Class of executed instruction
+system.cpu.op_class::MemWrite 922 17.10% 99.70% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 0 0.00% 99.70% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 16 0.30% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 5391 # Class of executed instruction
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt
index b8117da74..0f68cb20c 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000003 # Nu
sim_ticks 2695000 # Number of ticks simulated
final_tick 2695000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 213878 # Simulator instruction rate (inst/s)
-host_op_rate 250318 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 125362190 # Simulator tick rate (ticks/s)
-host_mem_usage 258232 # Number of bytes of host memory used
-host_seconds 0.02 # Real time elapsed on the host
+host_inst_rate 709054 # Simulator instruction rate (inst/s)
+host_op_rate 829008 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 414799236 # Simulator tick rate (ticks/s)
+host_mem_usage 257780 # Number of bytes of host memory used
+host_seconds 0.01 # Real time elapsed on the host
sim_insts 4592 # Number of instructions simulated
sim_ops 5378 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -193,7 +193,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 63.49% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 63.49% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 63.49% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 63.49% # Class of executed instruction
@@ -216,7 +218,9 @@ system.cpu.op_class::SimdFloatMult 0 0.00% 63.55% # Cl
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.55% # Class of executed instruction
system.cpu.op_class::MemRead 1027 19.05% 82.60% # Class of executed instruction
-system.cpu.op_class::MemWrite 938 17.40% 100.00% # Class of executed instruction
+system.cpu.op_class::MemWrite 922 17.10% 99.70% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 0 0.00% 99.70% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 16 0.30% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 5391 # Class of executed instruction
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
index 6ed816eb8..9543604da 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000029 # Nu
sim_ticks 28648500 # Number of ticks simulated
final_tick 28648500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 192730 # Simulator instruction rate (inst/s)
-host_op_rate 224907 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1208517164 # Simulator tick rate (ticks/s)
-host_mem_usage 267456 # Number of bytes of host memory used
-host_seconds 0.02 # Real time elapsed on the host
+host_inst_rate 484095 # Simulator instruction rate (inst/s)
+host_op_rate 564461 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 3030833923 # Simulator tick rate (ticks/s)
+host_mem_usage 267516 # Number of bytes of host memory used
+host_seconds 0.01 # Real time elapsed on the host
sim_insts 4566 # Number of instructions simulated
sim_ops 5330 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -187,7 +187,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 63.49% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 63.49% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 63.49% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 63.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 63.49% # Class of executed instruction
@@ -210,7 +212,9 @@ system.cpu.op_class::SimdFloatMult 0 0.00% 63.55% # Cl
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.55% # Class of executed instruction
system.cpu.op_class::MemRead 1027 19.05% 82.60% # Class of executed instruction
-system.cpu.op_class::MemWrite 938 17.40% 100.00% # Class of executed instruction
+system.cpu.op_class::MemWrite 922 17.10% 99.70% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 0 0.00% 99.70% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 16 0.30% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 5391 # Class of executed instruction