summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2013-10-16 10:44:12 -0400
committerSteve Reinhardt <steve.reinhardt@amd.com>2013-10-16 10:44:12 -0400
commit10e64501206b72901c266855fde2909523b875e0 (patch)
treedf5db553cf78ff00467b4ca87614a5721439b2ec /tests/quick/se/00.hello/ref/arm/linux
parentb10ff075b102b2a2e4abf5d22735b919a8fda1a9 (diff)
downloadgem5-10e64501206b72901c266855fde2909523b875e0.tar.xz
test: update stats
Update stats for recent changes. Mostly minor changes in register access stats due to addition of new cc register type and slightly different (and more accurate) classification of int vs. fp register accesses.
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux')
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout6
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt14
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini1
-rwxr-xr-xtests/quick/se/00.hello/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt14
6 files changed, 20 insertions, 22 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
index a65f6cef4..91966eab0 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
index ceaa08d85..47104f06c 100755
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simout
-Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 07:58:15
-gem5 started Sep 22 2013 07:58:36
+gem5 compiled Oct 16 2013 01:36:42
+gem5 started Oct 16 2013 01:55:20
gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
index 81f115ce9..ca5a55de6 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000016 # Nu
sim_ticks 16494000 # Number of ticks simulated
final_tick 16494000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 32065 # Simulator instruction rate (inst/s)
-host_op_rate 40006 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 115159682 # Simulator tick rate (ticks/s)
-host_mem_usage 240696 # Number of bytes of host memory used
-host_seconds 0.14 # Real time elapsed on the host
+host_inst_rate 19652 # Simulator instruction rate (inst/s)
+host_op_rate 24522 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 70593484 # Simulator tick rate (ticks/s)
+host_mem_usage 246136 # Number of bytes of host memory used
+host_seconds 0.23 # Real time elapsed on the host
sim_insts 4591 # Number of instructions simulated
sim_ops 5729 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 17344 # Number of bytes read from this memory
@@ -354,8 +354,8 @@ system.cpu.rename.IQFullEvents 9 # Nu
system.cpu.rename.LSQFullEvents 174 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 12464 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 56458 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 56202 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 256 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 51511 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 6791 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 41 # count of serializing insts renamed
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
index c7dae4bd5..507cb5799 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini
@@ -86,6 +86,7 @@ max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
+numPhysCCRegs=0
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
index 91a377601..d3be13c32 100755
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout
@@ -1,10 +1,8 @@
-Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simout
-Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Sep 22 2013 07:58:15
-gem5 started Sep 22 2013 09:14:18
+gem5 compiled Oct 16 2013 01:36:42
+gem5 started Oct 16 2013 01:55:13
gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
index ace16d792..add5a91d0 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000016 # Nu
sim_ticks 16494000 # Number of ticks simulated
final_tick 16494000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 36590 # Simulator instruction rate (inst/s)
-host_op_rate 45651 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 131406771 # Simulator tick rate (ticks/s)
-host_mem_usage 240696 # Number of bytes of host memory used
-host_seconds 0.13 # Real time elapsed on the host
+host_inst_rate 22159 # Simulator instruction rate (inst/s)
+host_op_rate 27650 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 79599293 # Simulator tick rate (ticks/s)
+host_mem_usage 246136 # Number of bytes of host memory used
+host_seconds 0.21 # Real time elapsed on the host
sim_insts 4591 # Number of instructions simulated
sim_ops 5729 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 17344 # Number of bytes read from this memory
@@ -309,8 +309,8 @@ system.cpu.rename.IQFullEvents 9 # Nu
system.cpu.rename.LSQFullEvents 174 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 12464 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 56458 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 56202 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 256 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 51511 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 6791 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 41 # count of serializing insts renamed