diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2012-08-15 10:38:05 -0400 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2012-08-15 10:38:05 -0400 |
| commit | 73e9e923d00c6f5df9e79a6c40ecc159894d2bc5 (patch) | |
| tree | f84188c6697fe79f0521b73d9d38855ce7e04d29 /tests/quick/se/00.hello/ref/mips/linux | |
| parent | dd1b346584e520ba970e62aa3bcc7d32828cdeba (diff) | |
| download | gem5-73e9e923d00c6f5df9e79a6c40ecc159894d2bc5.tar.xz | |
stats: Update stats for syscall emulation Linux kernel changes.
Diffstat (limited to 'tests/quick/se/00.hello/ref/mips/linux')
15 files changed, 771 insertions, 771 deletions
diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini index 3f1b44728..877f80a3c 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini @@ -214,7 +214,7 @@ clock=1000 header_cycles=1 use_default_range=false width=8 -master=system.physmem.port[0] +master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout index 3e33cecf6..893f17599 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 2 2012 08:47:33 -gem5 started Jul 2 2012 11:28:42 +gem5 compiled Aug 13 2012 17:00:38 +gem5 started Aug 13 2012 18:11:29 gem5 executing on zizzer -command line: build/MIPS/gem5.fast -d build/MIPS/tests/fast/quick/se/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS/tests/fast/quick/se/00.hello/mips/linux/inorder-timing +command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 20520000 because target called exit() +Exiting @ tick 20518000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt index 615d61bce..28611e3d6 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt @@ -1,16 +1,16 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000021 # Number of seconds simulated -sim_ticks 20520000 # Number of ticks simulated -final_tick 20520000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 20518000 # Number of ticks simulated +final_tick 20518000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 67788 # Simulator instruction rate (inst/s) -host_op_rate 67774 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 238625492 # Simulator tick rate (ticks/s) -host_mem_usage 219036 # Number of bytes of host memory used -host_seconds 0.09 # Real time elapsed on the host -sim_insts 5827 # Number of instructions simulated -sim_ops 5827 # Number of ops (including micro ops) simulated +host_inst_rate 56112 # Simulator instruction rate (inst/s) +host_op_rate 56102 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 197957466 # Simulator tick rate (ticks/s) +host_mem_usage 223380 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host +sim_insts 5814 # Number of instructions simulated +sim_ops 5814 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 20288 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 8832 # Number of bytes read from this memory system.physmem.bytes_read::total 29120 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 20288 # Nu system.physmem.num_reads::cpu.inst 317 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory system.physmem.num_reads::total 455 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 988693957 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 430409357 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1419103314 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 988693957 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 988693957 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 988693957 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 430409357 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1419103314 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 988790330 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 430451311 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1419241641 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 988790330 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 988790330 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 988790330 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 430451311 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1419241641 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -46,83 +46,83 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 41041 # number of cpu cycles simulated +system.cpu.numCycles 41037 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 1151 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 850 # Number of conditional branches predicted +system.cpu.branch_predictor.lookups 1146 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 844 # Number of conditional branches predicted system.cpu.branch_predictor.condIncorrect 605 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 866 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 310 # Number of BTB hits +system.cpu.branch_predictor.BTBLookups 861 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 300 # Number of BTB hits system.cpu.branch_predictor.usedRAS 86 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 32 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 35.796767 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 403 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 748 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 5102 # Number of Reads from Int. Register File -system.cpu.regfile_manager.intRegFileWrites 3408 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 8510 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.branch_predictor.BTBHitPct 34.843206 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 393 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 753 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 5095 # Number of Reads from Int. Register File +system.cpu.regfile_manager.intRegFileWrites 3396 # Number of Writes to Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 8491 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 3 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 1 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 4 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 1331 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 2237 # Number of Address Generations -system.cpu.execution_unit.predictedTakenIncorrect 262 # Number of Branches Incorrectly Predicted As Taken. -system.cpu.execution_unit.predictedNotTakenIncorrect 334 # Number of Branches Incorrectly Predicted As Not Taken). +system.cpu.regfile_manager.regForwards 1321 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 2235 # Number of Address Generations +system.cpu.execution_unit.predictedTakenIncorrect 260 # Number of Branches Incorrectly Predicted As Taken. +system.cpu.execution_unit.predictedNotTakenIncorrect 336 # Number of Branches Incorrectly Predicted As Not Taken). system.cpu.execution_unit.mispredicted 596 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.predicted 320 # Number of Branches Incorrectly Predicted -system.cpu.execution_unit.mispredictPct 65.065502 # Percentage of Incorrect Branches Predicts -system.cpu.execution_unit.executions 3155 # Number of Instructions Executed. +system.cpu.execution_unit.predicted 319 # Number of Branches Incorrectly Predicted +system.cpu.execution_unit.mispredictPct 65.136612 # Percentage of Incorrect Branches Predicts +system.cpu.execution_unit.executions 3144 # Number of Instructions Executed. system.cpu.mult_div_unit.multiplies 3 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 1 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 9765 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 9756 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode system.cpu.timesIdled 505 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 35643 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 5398 # Number of cycles cpu stages are processed. -system.cpu.activity 13.152701 # Percentage of cycles cpu is active -system.cpu.comLoads 1164 # Number of Load instructions committed +system.cpu.idleCycles 35650 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 5387 # Number of cycles cpu stages are processed. +system.cpu.activity 13.127178 # Percentage of cycles cpu is active +system.cpu.comLoads 1163 # Number of Load instructions committed system.cpu.comStores 925 # Number of Store instructions committed -system.cpu.comBranches 916 # Number of Branches instructions committed +system.cpu.comBranches 915 # Number of Branches instructions committed system.cpu.comNops 657 # Number of Nop instructions committed system.cpu.comNonSpec 10 # Number of Non-Speculative instructions committed -system.cpu.comInts 2155 # Number of Integer instructions committed +system.cpu.comInts 2144 # Number of Integer instructions committed system.cpu.comFloats 0 # Number of Floating Point instructions committed -system.cpu.committedInsts 5827 # Number of Instructions committed (Per-Thread) -system.cpu.committedOps 5827 # Number of Ops committed (Per-Thread) +system.cpu.committedInsts 5814 # Number of Instructions committed (Per-Thread) +system.cpu.committedOps 5814 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) -system.cpu.committedInsts_total 5827 # Number of Instructions committed (Total) -system.cpu.cpi 7.043247 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.committedInsts_total 5814 # Number of Instructions committed (Total) +system.cpu.cpi 7.058308 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 7.043247 # CPI: Total CPI of All Threads -system.cpu.ipc 0.141980 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 7.058308 # CPI: Total CPI of All Threads +system.cpu.ipc 0.141677 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.141980 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 37403 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 3638 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 8.864306 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 38212 # Number of cycles 0 instructions are processed. -system.cpu.stage1.runCycles 2829 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 6.893107 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 38251 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 2790 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 6.798080 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 39798 # Number of cycles 0 instructions are processed. -system.cpu.stage3.runCycles 1243 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 3.028679 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 38136 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 2905 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 7.078288 # Percentage of cycles stage was utilized (processing insts). +system.cpu.ipc_total 0.141677 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 37412 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 3625 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 8.833492 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 38215 # Number of cycles 0 instructions are processed. +system.cpu.stage1.runCycles 2822 # Number of cycles 1+ instructions are processed. +system.cpu.stage1.utilization 6.876721 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 38252 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 2785 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 6.786558 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 39795 # Number of cycles 0 instructions are processed. +system.cpu.stage3.runCycles 1242 # Number of cycles 1+ instructions are processed. +system.cpu.stage3.utilization 3.026537 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 38135 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 2902 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 7.071667 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 13 # number of replacements -system.cpu.icache.tagsinuse 147.235290 # Cycle average of tags in use +system.cpu.icache.tagsinuse 147.247157 # Cycle average of tags in use system.cpu.icache.total_refs 411 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 319 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 1.288401 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 147.235290 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.071892 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.071892 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 147.247157 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.071898 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.071898 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 411 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 411 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 411 # number of demand (read+write) hits @@ -135,12 +135,12 @@ system.cpu.icache.demand_misses::cpu.inst 344 # n system.cpu.icache.demand_misses::total 344 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 344 # number of overall misses system.cpu.icache.overall_misses::total 344 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 19612500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 19612500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 19612500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 19612500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 19612500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 19612500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 19614000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 19614000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 19614000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 19614000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 19614000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 19614000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 755 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 755 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 755 # number of demand (read+write) accesses @@ -153,12 +153,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.455629 system.cpu.icache.demand_miss_rate::total 0.455629 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.455629 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.455629 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57013.081395 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 57013.081395 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 57013.081395 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 57013.081395 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 57013.081395 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 57013.081395 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57017.441860 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 57017.441860 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 57017.441860 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 57017.441860 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 57017.441860 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 57017.441860 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 29000 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -179,42 +179,42 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 319 system.cpu.icache.demand_mshr_misses::total 319 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 319 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 319 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17428000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 17428000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17428000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 17428000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17428000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 17428000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17429500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 17429500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17429500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 17429500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17429500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 17429500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.422517 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.422517 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.422517 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.422517 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.422517 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.422517 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54633.228840 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54633.228840 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54633.228840 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 54633.228840 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54633.228840 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 54633.228840 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54637.931034 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54637.931034 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54637.931034 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 54637.931034 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54637.931034 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 54637.931034 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 89.278998 # Cycle average of tags in use -system.cpu.dcache.total_refs 1835 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 89.284631 # Cycle average of tags in use +system.cpu.dcache.total_refs 1834 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 13.297101 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 13.289855 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 89.278998 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021797 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021797 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1073 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1073 # number of ReadReq hits +system.cpu.dcache.occ_blocks::cpu.data 89.284631 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021798 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021798 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1072 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1072 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 762 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 762 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1835 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1835 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1835 # number of overall hits -system.cpu.dcache.overall_hits::total 1835 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 1834 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1834 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1834 # number of overall hits +system.cpu.dcache.overall_hits::total 1834 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 91 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 91 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 163 # number of WriteReq misses @@ -223,38 +223,38 @@ system.cpu.dcache.demand_misses::cpu.data 254 # n system.cpu.dcache.demand_misses::total 254 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 254 # number of overall misses system.cpu.dcache.overall_misses::total 254 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5537000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5537000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5537500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5537500 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 10150000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 10150000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 15687000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 15687000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 15687000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 15687000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1164 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1164 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 15687500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 15687500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 15687500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 15687500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1163 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1163 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2089 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2089 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2089 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2089 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.078179 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.078179 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2088 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2088 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2088 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2088 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.078246 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.078246 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.176216 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.176216 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.121589 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.121589 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.121589 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.121589 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60846.153846 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 60846.153846 # average ReadReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.121648 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.121648 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.121648 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.121648 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60851.648352 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 60851.648352 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62269.938650 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 62269.938650 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 61759.842520 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 61759.842520 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 61759.842520 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 61759.842520 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 61761.811024 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 61761.811024 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 61761.811024 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 61761.811024 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 1194500 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -279,40 +279,40 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 138 system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5138000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5138000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5138500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5138500 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2913500 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 2913500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8051500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 8051500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8051500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 8051500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074742 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074742 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8052000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 8052000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8052000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 8052000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074807 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074807 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066060 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.066060 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066060 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.066060 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59057.471264 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59057.471264 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.066092 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.066092 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59063.218391 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59063.218391 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57127.450980 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57127.450980 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58344.202899 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 58344.202899 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58344.202899 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 58344.202899 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58347.826087 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 58347.826087 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58347.826087 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 58347.826087 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 204.292602 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 204.307813 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 404 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.004950 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 148.846889 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 55.445713 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004542 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 148.858961 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 55.448851 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004543 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.001692 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::total 0.006235 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits @@ -332,17 +332,17 @@ system.cpu.l2cache.demand_misses::total 455 # nu system.cpu.l2cache.overall_misses::cpu.inst 317 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 455 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 17060000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5021500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 22081500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 17061000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5022000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 22083000 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2843500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 2843500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 17060000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7865000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 24925000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 17060000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7865000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 24925000 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 17061000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7865500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 24926500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 17061000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7865500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 24926500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 319 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 87 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) @@ -365,17 +365,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995624 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993730 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995624 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 53817.034700 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57718.390805 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 54657.178218 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 53820.189274 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57724.137931 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 54660.891089 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 55754.901961 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 55754.901961 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 53817.034700 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56992.753623 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 54780.219780 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 53817.034700 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56992.753623 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 54780.219780 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 53820.189274 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56996.376812 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 54783.516484 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 53820.189274 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56996.376812 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 54783.516484 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini index f6f1675ea..332318216 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini @@ -512,7 +512,7 @@ clock=1000 header_cycles=1 use_default_range=false width=8 -master=system.physmem.port[0] +master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout index d96fc7f5c..56b18a79d 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 2 2012 08:47:33 -gem5 started Jul 2 2012 11:28:53 +gem5 compiled Aug 13 2012 17:00:38 +gem5 started Aug 13 2012 18:11:40 gem5 executing on zizzer -command line: build/MIPS/gem5.fast -d build/MIPS/tests/fast/quick/se/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS/tests/fast/quick/se/00.hello/mips/linux/o3-timing +command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 13016500 because target called exit() +Exiting @ tick 12925500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt index 4a3a21e6c..3001351e6 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt @@ -1,32 +1,32 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000013 # Number of seconds simulated -sim_ticks 13016500 # Number of ticks simulated -final_tick 13016500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 12925500 # Number of ticks simulated +final_tick 12925500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 54505 # Simulator instruction rate (inst/s) -host_op_rate 54495 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 137205108 # Simulator tick rate (ticks/s) -host_mem_usage 220060 # Number of bytes of host memory used +host_inst_rate 52967 # Simulator instruction rate (inst/s) +host_op_rate 52957 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 132735366 # Simulator tick rate (ticks/s) +host_mem_usage 224404 # Number of bytes of host memory used host_seconds 0.10 # Real time elapsed on the host -sim_insts 5169 # Number of instructions simulated -sim_ops 5169 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 21760 # Number of bytes read from this memory +sim_insts 5156 # Number of instructions simulated +sim_ops 5156 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 21696 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory -system.physmem.bytes_read::total 30784 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 21760 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 21760 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 340 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 30720 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 21696 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 21696 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 339 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory -system.physmem.num_reads::total 481 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1671724350 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 693273922 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2364998271 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1671724350 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1671724350 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1671724350 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 693273922 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2364998271 # Total bandwidth to/from this memory (bytes/s) +system.physmem.num_reads::total 480 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1678542416 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 698154810 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2376697226 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1678542416 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1678542416 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1678542416 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 698154810 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2376697226 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -46,101 +46,101 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 26034 # number of cpu cycles simulated +system.cpu.numCycles 25852 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2148 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1448 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 450 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 1662 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 462 # Number of BTB hits +system.cpu.BPredUnit.lookups 2052 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1365 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 440 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 1625 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 468 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 263 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.usedRAS 254 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 67 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 8866 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 13061 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2148 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 725 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 3176 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1340 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 826 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 8806 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12660 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2052 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 722 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 3113 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1287 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 809 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 1948 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 270 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13893 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.940114 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.257377 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1908 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 272 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 13710 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.923414 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.233238 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10717 77.14% 77.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1298 9.34% 86.48% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 110 0.79% 87.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 134 0.96% 88.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 300 2.16% 90.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 103 0.74% 91.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 148 1.07% 92.20% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 126 0.91% 93.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 957 6.89% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10597 77.29% 77.29% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1289 9.40% 86.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 106 0.77% 87.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 138 1.01% 88.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 293 2.14% 90.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 99 0.72% 91.33% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 151 1.10% 92.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 124 0.90% 93.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 913 6.66% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13893 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.082507 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.501690 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 9037 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 974 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2996 # Number of cycles decode is running +system.cpu.fetch.rateDist::total 13710 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.079375 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.489711 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 8966 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 966 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2934 # Number of cycles decode is running system.cpu.decode.UnblockCycles 51 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 835 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 145 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 47 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 12168 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 188 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 835 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 9227 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 288 # Number of cycles rename is blocking +system.cpu.decode.SquashCycles 793 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 143 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 46 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 11758 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 178 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 793 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9155 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 277 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 540 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2860 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 143 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 11638 # Number of instructions processed by rename +system.cpu.rename.RunCycles 2801 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 144 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11265 # Number of instructions processed by rename system.cpu.rename.LSQFullEvents 129 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 7046 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 13805 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 13801 # Number of integer rename lookups +system.cpu.rename.RenamedOperands 6879 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 13414 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 13410 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 3410 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 3636 # Number of HB maps that are undone due to squashing +system.cpu.rename.CommittedMaps 3398 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 3481 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 16 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 308 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2447 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1180 # Number of stores inserted to the mem dependence unit. +system.cpu.rename.skidInsts 314 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2372 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1172 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 9050 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 8819 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 12 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8137 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 46 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 3435 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1984 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 8008 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 47 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 3225 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1836 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13893 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.585691 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.249798 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 13710 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.584099 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.244040 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10352 74.51% 74.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1446 10.41% 84.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 850 6.12% 91.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 537 3.87% 94.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 350 2.52% 97.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 226 1.63% 99.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 89 0.64% 99.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 28 0.20% 99.89% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 15 0.11% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10210 74.47% 74.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1436 10.47% 84.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 842 6.14% 91.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 525 3.83% 94.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 351 2.56% 97.48% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 220 1.60% 99.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 85 0.62% 99.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 29 0.21% 99.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13893 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13710 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 3 1.97% 1.97% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 1.97% # attempts to use FU when none available @@ -176,188 +176,188 @@ system.cpu.iq.fu_full::MemWrite 52 34.21% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 4825 59.30% 59.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.36% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.41% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2212 27.18% 86.59% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1091 13.41% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 4734 59.12% 59.12% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.20% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.23% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2177 27.19% 86.41% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1088 13.59% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8137 # Type of FU issued -system.cpu.iq.rate 0.312553 # Inst issue rate +system.cpu.iq.FU_type_0::total 8008 # Type of FU issued +system.cpu.iq.rate 0.309763 # Inst issue rate system.cpu.iq.fu_busy_cnt 152 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.018680 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 30361 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 12504 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 7339 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.018981 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 29921 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 12064 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 7226 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 8287 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 8158 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1283 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1209 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 9 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 255 # Number of stores squashed +system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 247 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 835 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 148 # Number of cycles IEW is blocking +system.cpu.iew.iewSquashCycles 793 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 141 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 16 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10551 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 78 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2447 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1180 # Number of dispatched store instructions +system.cpu.iew.iewDispatchedInsts 10240 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 94 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2372 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1172 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 12 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 9 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 378 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 479 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 7784 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2096 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 353 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 103 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 360 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 463 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 7665 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2061 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 343 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1489 # number of nop insts executed -system.cpu.iew.exec_refs 3163 # number of memory reference insts executed -system.cpu.iew.exec_branches 1325 # Number of branches executed -system.cpu.iew.exec_stores 1067 # Number of stores executed -system.cpu.iew.exec_rate 0.298994 # Inst execution rate -system.cpu.iew.wb_sent 7431 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 7341 # cumulative count of insts written-back -system.cpu.iew.wb_producers 2840 # num instructions producing a value -system.cpu.iew.wb_consumers 4066 # num instructions consuming a value +system.cpu.iew.exec_nop 1409 # number of nop insts executed +system.cpu.iew.exec_refs 3123 # number of memory reference insts executed +system.cpu.iew.exec_branches 1292 # Number of branches executed +system.cpu.iew.exec_stores 1062 # Number of stores executed +system.cpu.iew.exec_rate 0.296495 # Inst execution rate +system.cpu.iew.wb_sent 7314 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 7228 # cumulative count of insts written-back +system.cpu.iew.wb_producers 2794 # num instructions producing a value +system.cpu.iew.wb_consumers 3985 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.281977 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.698475 # average fanout of values written-back +system.cpu.iew.wb_rate 0.279592 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.701129 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 5826 # The number of committed instructions -system.cpu.commit.commitCommittedOps 5826 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 4721 # The number of squashed insts skipped by commit +system.cpu.commit.commitCommittedInsts 5813 # The number of committed instructions +system.cpu.commit.commitCommittedOps 5813 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 4420 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 404 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13058 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.446163 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.225344 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 395 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 12917 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.450027 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.233846 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10619 81.32% 81.32% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1036 7.93% 89.26% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 643 4.92% 94.18% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 305 2.34% 96.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 154 1.18% 97.69% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 84 0.64% 98.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 72 0.55% 98.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 39 0.30% 99.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 106 0.81% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10496 81.26% 81.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1026 7.94% 89.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 636 4.92% 94.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 301 2.33% 96.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 148 1.15% 97.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 90 0.70% 98.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 76 0.59% 98.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 38 0.29% 99.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 106 0.82% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13058 # Number of insts commited each cycle -system.cpu.commit.committedInsts 5826 # Number of instructions committed -system.cpu.commit.committedOps 5826 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 12917 # Number of insts commited each cycle +system.cpu.commit.committedInsts 5813 # Number of instructions committed +system.cpu.commit.committedOps 5813 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 2089 # Number of memory references committed -system.cpu.commit.loads 1164 # Number of loads committed +system.cpu.commit.refs 2088 # Number of memory references committed +system.cpu.commit.loads 1163 # Number of loads committed system.cpu.commit.membars 0 # Number of memory barriers committed -system.cpu.commit.branches 916 # Number of branches committed +system.cpu.commit.branches 915 # Number of branches committed system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. -system.cpu.commit.int_insts 5124 # Number of committed integer instructions. +system.cpu.commit.int_insts 5111 # Number of committed integer instructions. system.cpu.commit.function_calls 87 # Number of function calls committed. system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 23486 # The number of ROB reads -system.cpu.rob.rob_writes 21936 # The number of ROB writes -system.cpu.timesIdled 270 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 12141 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 5169 # Number of Instructions Simulated -system.cpu.committedOps 5169 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 5169 # Number of Instructions Simulated -system.cpu.cpi 5.036564 # CPI: Cycles Per Instruction -system.cpu.cpi_total 5.036564 # CPI: Total CPI of All Threads -system.cpu.ipc 0.198548 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.198548 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 10600 # number of integer regfile reads -system.cpu.int_regfile_writes 5152 # number of integer regfile writes +system.cpu.rob.rob_reads 23031 # The number of ROB reads +system.cpu.rob.rob_writes 21266 # The number of ROB writes +system.cpu.timesIdled 269 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 12142 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 5156 # Number of Instructions Simulated +system.cpu.committedOps 5156 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 5156 # Number of Instructions Simulated +system.cpu.cpi 5.013964 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.013964 # CPI: Total CPI of All Threads +system.cpu.ipc 0.199443 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.199443 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 10440 # number of integer regfile reads +system.cpu.int_regfile_writes 5074 # number of integer regfile writes system.cpu.fp_regfile_reads 3 # number of floating regfile reads system.cpu.fp_regfile_writes 1 # number of floating regfile writes -system.cpu.misc_regfile_reads 155 # number of misc regfile reads +system.cpu.misc_regfile_reads 150 # number of misc regfile reads system.cpu.icache.replacements 17 # number of replacements -system.cpu.icache.tagsinuse 163.172601 # Cycle average of tags in use -system.cpu.icache.total_refs 1511 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 343 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 4.405248 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 161.949608 # Cycle average of tags in use +system.cpu.icache.total_refs 1474 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 342 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 4.309942 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 163.172601 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.079674 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.079674 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1511 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1511 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1511 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1511 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1511 # number of overall hits -system.cpu.icache.overall_hits::total 1511 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 437 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 437 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 437 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 437 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 437 # number of overall misses -system.cpu.icache.overall_misses::total 437 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 15987000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 15987000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 15987000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 15987000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 15987000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 15987000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1948 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1948 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1948 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1948 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1948 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1948 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.224333 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.224333 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.224333 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.224333 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.224333 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.224333 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36583.524027 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 36583.524027 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 36583.524027 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 36583.524027 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 36583.524027 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 36583.524027 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 161.949608 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.079077 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.079077 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1474 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1474 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1474 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1474 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1474 # number of overall hits +system.cpu.icache.overall_hits::total 1474 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 434 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 434 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 434 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 434 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 434 # number of overall misses +system.cpu.icache.overall_misses::total 434 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 15909000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 15909000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 15909000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 15909000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 15909000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 15909000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1908 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1908 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1908 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1908 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1908 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1908 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.227463 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.227463 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.227463 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.227463 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.227463 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.227463 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36656.682028 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 36656.682028 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 36656.682028 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 36656.682028 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 36656.682028 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 36656.682028 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -366,94 +366,94 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 94 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 94 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 94 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 94 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 94 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 94 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 343 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 343 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 343 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 343 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 343 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 343 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12452000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 12452000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12452000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 12452000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12452000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 12452000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.176078 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.176078 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.176078 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.176078 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.176078 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.176078 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36303.206997 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36303.206997 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36303.206997 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 36303.206997 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36303.206997 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 36303.206997 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 92 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 92 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 92 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 92 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 92 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 92 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 342 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 342 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 342 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 342 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 342 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 342 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12417500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12417500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12417500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12417500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12417500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12417500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.179245 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.179245 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.179245 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.179245 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.179245 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.179245 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36308.479532 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36308.479532 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36308.479532 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 36308.479532 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36308.479532 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 36308.479532 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 91.140441 # Cycle average of tags in use -system.cpu.dcache.total_refs 2441 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 90.879080 # Cycle average of tags in use +system.cpu.dcache.total_refs 2407 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 141 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 17.312057 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 17.070922 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 91.140441 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.022251 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.022251 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1863 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1863 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 578 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 578 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2441 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2441 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2441 # number of overall hits -system.cpu.dcache.overall_hits::total 2441 # number of overall hits +system.cpu.dcache.occ_blocks::cpu.data 90.879080 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.022187 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.022187 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1830 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1830 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 577 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 577 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2407 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2407 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2407 # number of overall hits +system.cpu.dcache.overall_hits::total 2407 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 148 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 148 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 347 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 347 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 495 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 495 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 495 # number of overall misses -system.cpu.dcache.overall_misses::total 495 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5658500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5658500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 13040000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 13040000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 18698500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 18698500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 18698500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 18698500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 2011 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 2011 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_misses::cpu.data 348 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 348 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 496 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses +system.cpu.dcache.overall_misses::total 496 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5699000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5699000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 13075000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 13075000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 18774000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 18774000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 18774000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 18774000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1978 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1978 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2936 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2936 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2936 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2936 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.073595 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.073595 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.375135 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.375135 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.168597 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.168597 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.168597 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.168597 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38233.108108 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 38233.108108 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37579.250720 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 37579.250720 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 37774.747475 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 37774.747475 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 37774.747475 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 37774.747475 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 2903 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2903 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2903 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2903 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.074823 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.074823 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.376216 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.376216 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.170858 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.170858 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.170858 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.170858 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38506.756757 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 38506.756757 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37571.839080 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 37571.839080 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 37850.806452 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 37850.806452 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 37850.806452 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 37850.806452 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -464,12 +464,12 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.ReadReq_mshr_hits::cpu.data 58 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 58 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 296 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 296 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 354 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 354 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 354 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 354 # number of overall MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 297 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 297 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 355 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 355 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 355 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 355 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses @@ -478,103 +478,103 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 141 system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3847000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3847000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3832000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3832000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2081000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 2081000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5928000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 5928000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5928000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 5928000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.044754 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.044754 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5913000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 5913000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5913000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 5913000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045501 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045501 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048025 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.048025 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048025 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.048025 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42744.444444 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42744.444444 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048570 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.048570 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048570 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.048570 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42577.777778 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42577.777778 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40803.921569 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40803.921569 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42042.553191 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 42042.553191 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42042.553191 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 42042.553191 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 41936.170213 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 41936.170213 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 41936.170213 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 41936.170213 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 222.725864 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 221.306774 # Cycle average of tags in use system.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 430 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.006977 # Average number of references to valid blocks. +system.cpu.l2cache.sampled_refs 429 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.006993 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 165.335127 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 57.390737 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005046 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001751 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006797 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 164.083724 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 57.223050 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005007 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001746 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006754 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits system.cpu.l2cache.overall_hits::total 3 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 340 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 339 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 90 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 430 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 429 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 340 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 339 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 481 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 340 # number of overall misses +system.cpu.l2cache.demand_misses::total 480 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 339 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses -system.cpu.l2cache.overall_misses::total 481 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12086500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3738500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 15825000 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::total 480 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12053000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3723500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 15776500 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1998000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 1998000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 12086500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 5736500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 17823000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 12086500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 5736500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 17823000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 343 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_miss_latency::cpu.inst 12053000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 5721500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 17774500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 12053000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 5721500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 17774500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 342 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 90 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 433 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 432 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 343 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 342 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 484 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 343 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 483 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 342 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 484 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991254 # miss rate for ReadReq accesses +system.cpu.l2cache.overall_accesses::total 483 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991228 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.993072 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.993056 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991254 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991228 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.993802 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991254 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.993789 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991228 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.993802 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35548.529412 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 41538.888889 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 36802.325581 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_rate::total 0.993789 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35554.572271 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 41372.222222 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 36775.058275 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 39176.470588 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 39176.470588 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35548.529412 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 40684.397163 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 37054.054054 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35548.529412 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 40684.397163 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 37054.054054 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35554.572271 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 40578.014184 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 37030.208333 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35554.572271 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 40578.014184 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 37030.208333 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -583,50 +583,50 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 340 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 339 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 430 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 429 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 340 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 339 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 481 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 340 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 480 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 339 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 481 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10999000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3463000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14462000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 480 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10969500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3448000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14417500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1839500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1839500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10999000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5302500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16301500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10999000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5302500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16301500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991254 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10969500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5287500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16257000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10969500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5287500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16257000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993072 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993056 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991254 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.993802 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991254 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.993789 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991228 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.993802 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32350 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 38477.777778 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33632.558140 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.993789 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32358.407080 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 38311.111111 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33607.226107 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36068.627451 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36068.627451 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32350 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 37606.382979 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33890.852391 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32350 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 37606.382979 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33890.852391 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32358.407080 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 37500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33868.750000 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32358.407080 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 37500 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33868.750000 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini index bb362afce..f99a49f5d 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini @@ -99,8 +99,8 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 -master=system.physmem.port[0] +width=8 +master=system.physmem.port slave=system.system_port system.cpu.icache_port system.cpu.dcache_port [system.physmem] diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout index 43669dc21..9e8404456 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 4 2012 11:58:11 -gem5 started Jun 4 2012 14:43:38 +gem5 compiled Aug 13 2012 17:00:38 +gem5 started Aug 13 2012 18:11:50 gem5 executing on zizzer command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 2913500 because target called exit() +Exiting @ tick 2907000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt index fa97a6f47..2c73dba58 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt @@ -1,38 +1,38 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000003 # Number of seconds simulated -sim_ticks 2913500 # Number of ticks simulated -final_tick 2913500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 2907000 # Number of ticks simulated +final_tick 2907000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1277439 # Simulator instruction rate (inst/s) -host_op_rate 1267147 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 631162418 # Simulator tick rate (ticks/s) -host_mem_usage 206236 # Number of bytes of host memory used -host_seconds 0.00 # Real time elapsed on the host -sim_insts 5827 # Number of instructions simulated -sim_ops 5827 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 23312 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 4375 # Number of bytes read from this memory -system.physmem.bytes_read::total 27687 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 23312 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 23312 # Number of instructions bytes read from this memory +host_inst_rate 264545 # Simulator instruction rate (inst/s) +host_op_rate 264338 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 132069950 # Simulator tick rate (ticks/s) +host_mem_usage 214924 # Number of bytes of host memory used +host_seconds 0.02 # Real time elapsed on the host +sim_insts 5814 # Number of instructions simulated +sim_ops 5814 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 23260 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 4374 # Number of bytes read from this memory +system.physmem.bytes_read::total 27634 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 23260 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 23260 # Number of instructions bytes read from this memory system.physmem.bytes_written::cpu.data 3658 # Number of bytes written to this memory system.physmem.bytes_written::total 3658 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 5828 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1164 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6992 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 5815 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1163 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6978 # Number of read requests responded to by this memory system.physmem.num_writes::cpu.data 925 # Number of write requests responded to by this memory system.physmem.num_writes::total 925 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 8001372919 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1501630342 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 9503003261 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 8001372919 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 8001372919 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1255534580 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1255534580 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 8001372919 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2757164922 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 10758537841 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 8001375989 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1504643963 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 9506019952 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 8001375989 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 8001375989 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1258341933 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1258341933 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 8001375989 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2762985896 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 10764361885 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -52,26 +52,26 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 5828 # number of cpu cycles simulated +system.cpu.numCycles 5815 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 5827 # Number of instructions committed -system.cpu.committedOps 5827 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 5126 # Number of integer alu accesses +system.cpu.committedInsts 5814 # Number of instructions committed +system.cpu.committedOps 5814 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 5113 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses system.cpu.num_func_calls 194 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 677 # number of instructions that are conditional controls -system.cpu.num_int_insts 5126 # number of integer instructions +system.cpu.num_conditional_control_insts 676 # number of instructions that are conditional controls +system.cpu.num_int_insts 5113 # number of integer instructions system.cpu.num_fp_insts 2 # number of float instructions -system.cpu.num_int_register_reads 7300 # number of times the integer registers were read -system.cpu.num_int_register_writes 3409 # number of times the integer registers were written +system.cpu.num_int_register_reads 7284 # number of times the integer registers were read +system.cpu.num_int_register_writes 3397 # number of times the integer registers were written system.cpu.num_fp_register_reads 3 # number of times the floating registers were read system.cpu.num_fp_register_writes 1 # number of times the floating registers were written -system.cpu.num_mem_refs 2090 # number of memory refs -system.cpu.num_load_insts 1164 # Number of load instructions +system.cpu.num_mem_refs 2089 # number of memory refs +system.cpu.num_load_insts 1163 # Number of load instructions system.cpu.num_store_insts 926 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 5828 # Number of busy cycles +system.cpu.num_busy_cycles 5815 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini index 5e5dbf165..42e36b24c 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini @@ -78,7 +78,7 @@ egid=100 env= errout=cerr euid=100 -executable=/proj/aatl_perfmod_arch/m5_system_files/regression/test-progs/hello/bin/mips/linux/hello +executable=/dist/m5/regression/test-progs/hello/bin/mips/linux/hello gid=100 input=cin max_stack_size=67108864 diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout index f843b6bdc..7d7a57a70 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout @@ -1,9 +1,9 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 10 2012 17:55:32 -gem5 started Jul 10 2012 17:56:04 -gem5 executing on sc2b0605 +gem5 compiled Aug 13 2012 17:00:38 +gem5 started Aug 13 2012 18:12:12 +gem5 executing on zizzer command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby Global frequency set at 1000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt index 656b52217..a8b1b136a 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt @@ -4,35 +4,35 @@ sim_seconds 0.000293 # Nu sim_ticks 292960 # Number of ticks simulated final_tick 292960 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000 # Frequency of simulated ticks -host_inst_rate 39535 # Simulator instruction rate (inst/s) -host_op_rate 39530 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1987220 # Simulator tick rate (ticks/s) -host_mem_usage 236468 # Number of bytes of host memory used -host_seconds 0.15 # Real time elapsed on the host -sim_insts 5827 # Number of instructions simulated -sim_ops 5827 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 23312 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 4375 # Number of bytes read from this memory -system.physmem.bytes_read::total 27687 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 23312 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 23312 # Number of instructions bytes read from this memory +host_inst_rate 57090 # Simulator instruction rate (inst/s) +host_op_rate 57080 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2875747 # Simulator tick rate (ticks/s) +host_mem_usage 235412 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host +sim_insts 5814 # Number of instructions simulated +sim_ops 5814 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 23260 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 4374 # Number of bytes read from this memory +system.physmem.bytes_read::total 27634 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 23260 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 23260 # Number of instructions bytes read from this memory system.physmem.bytes_written::cpu.data 3658 # Number of bytes written to this memory system.physmem.bytes_written::total 3658 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 5828 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1164 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6992 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 5815 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1163 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6978 # Number of read requests responded to by this memory system.physmem.num_writes::cpu.data 925 # Number of write requests responded to by this memory system.physmem.num_writes::total 925 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 79574003 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 14933779 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 94507783 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 79574003 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 79574003 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 79396505 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 14930366 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 94326871 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 79396505 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 79396505 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 12486346 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::total 12486346 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 79574003 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 27420126 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 106994129 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 79396505 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 27416712 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 106813217 # Total bandwidth to/from this memory (bytes/s) system.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads system.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes system.l1_cntrl0.cacheMemory.num_tag_array_reads 0 # number of tag array reads @@ -61,20 +61,20 @@ system.cpu.workload.num_syscalls 8 # Nu system.cpu.numCycles 292960 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 5827 # Number of instructions committed -system.cpu.committedOps 5827 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 5126 # Number of integer alu accesses +system.cpu.committedInsts 5814 # Number of instructions committed +system.cpu.committedOps 5814 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 5113 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses system.cpu.num_func_calls 194 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 677 # number of instructions that are conditional controls -system.cpu.num_int_insts 5126 # number of integer instructions +system.cpu.num_conditional_control_insts 676 # number of instructions that are conditional controls +system.cpu.num_int_insts 5113 # number of integer instructions system.cpu.num_fp_insts 2 # number of float instructions -system.cpu.num_int_register_reads 7300 # number of times the integer registers were read -system.cpu.num_int_register_writes 3409 # number of times the integer registers were written +system.cpu.num_int_register_reads 7284 # number of times the integer registers were read +system.cpu.num_int_register_writes 3397 # number of times the integer registers were written system.cpu.num_fp_register_reads 3 # number of times the floating registers were read system.cpu.num_fp_register_writes 1 # number of times the floating registers were written -system.cpu.num_mem_refs 2090 # number of memory refs -system.cpu.num_load_insts 1164 # Number of load instructions +system.cpu.num_mem_refs 2089 # number of memory refs +system.cpu.num_load_insts 1163 # Number of load instructions system.cpu.num_store_insts 926 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles system.cpu.num_busy_cycles 292960 # Number of busy cycles diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini index 1e54677ab..67b7a624d 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini @@ -181,7 +181,7 @@ clock=1000 header_cycles=1 use_default_range=false width=8 -master=system.physmem.port[0] +master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout index 3ee3fb923..15c5cb118 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 2 2012 08:47:33 -gem5 started Jul 2 2012 11:29:16 +gem5 compiled Aug 13 2012 17:00:38 +gem5 started Aug 13 2012 18:12:01 gem5 executing on zizzer -command line: build/MIPS/gem5.fast -d build/MIPS/tests/fast/quick/se/00.hello/mips/linux/simple-timing -re tests/run.py build/MIPS/tests/fast/quick/se/00.hello/mips/linux/simple-timing +command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 33413000 because target called exit() +Exiting @ tick 33399000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt index eb8915cb4..654ee7d3b 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt @@ -1,16 +1,16 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000033 # Number of seconds simulated -sim_ticks 33413000 # Number of ticks simulated -final_tick 33413000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 33399000 # Number of ticks simulated +final_tick 33399000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 168189 # Simulator instruction rate (inst/s) -host_op_rate 168105 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 963489284 # Simulator tick rate (ticks/s) -host_mem_usage 219036 # Number of bytes of host memory used +host_inst_rate 212162 # Simulator instruction rate (inst/s) +host_op_rate 212025 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1217250605 # Simulator tick rate (ticks/s) +host_mem_usage 223376 # Number of bytes of host memory used host_seconds 0.03 # Real time elapsed on the host -sim_insts 5827 # Number of instructions simulated -sim_ops 5827 # Number of ops (including micro ops) simulated +sim_insts 5814 # Number of instructions simulated +sim_ops 5814 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 19264 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 8832 # Number of bytes read from this memory system.physmem.bytes_read::total 28096 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 19264 # Nu system.physmem.num_reads::cpu.inst 301 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory system.physmem.num_reads::total 439 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 576542064 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 264328255 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 840870320 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 576542064 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 576542064 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 576542064 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 264328255 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 840870320 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 576783736 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 264439055 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 841222791 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 576783736 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 576783736 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 576783736 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 264439055 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 841222791 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -46,43 +46,43 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 66826 # number of cpu cycles simulated +system.cpu.numCycles 66798 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 5827 # Number of instructions committed -system.cpu.committedOps 5827 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 5126 # Number of integer alu accesses +system.cpu.committedInsts 5814 # Number of instructions committed +system.cpu.committedOps 5814 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 5113 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses system.cpu.num_func_calls 194 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 677 # number of instructions that are conditional controls -system.cpu.num_int_insts 5126 # number of integer instructions +system.cpu.num_conditional_control_insts 676 # number of instructions that are conditional controls +system.cpu.num_int_insts 5113 # number of integer instructions system.cpu.num_fp_insts 2 # number of float instructions -system.cpu.num_int_register_reads 7300 # number of times the integer registers were read -system.cpu.num_int_register_writes 3409 # number of times the integer registers were written +system.cpu.num_int_register_reads 7284 # number of times the integer registers were read +system.cpu.num_int_register_writes 3397 # number of times the integer registers were written system.cpu.num_fp_register_reads 3 # number of times the floating registers were read system.cpu.num_fp_register_writes 1 # number of times the floating registers were written -system.cpu.num_mem_refs 2090 # number of memory refs -system.cpu.num_load_insts 1164 # Number of load instructions +system.cpu.num_mem_refs 2089 # number of memory refs +system.cpu.num_load_insts 1163 # Number of load instructions system.cpu.num_store_insts 926 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 66826 # Number of busy cycles +system.cpu.num_busy_cycles 66798 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 13 # number of replacements -system.cpu.icache.tagsinuse 133.092783 # Cycle average of tags in use -system.cpu.icache.total_refs 5526 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 133.141027 # Cycle average of tags in use +system.cpu.icache.total_refs 5513 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 303 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 18.237624 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 18.194719 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 133.092783 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.064987 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.064987 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 5526 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 5526 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 5526 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 5526 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 5526 # number of overall hits -system.cpu.icache.overall_hits::total 5526 # number of overall hits +system.cpu.icache.occ_blocks::cpu.inst 133.141027 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.065010 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.065010 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 5513 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 5513 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 5513 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 5513 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 5513 # number of overall hits +system.cpu.icache.overall_hits::total 5513 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 303 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 303 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 303 # number of demand (read+write) misses @@ -95,18 +95,18 @@ system.cpu.icache.demand_miss_latency::cpu.inst 16884000 system.cpu.icache.demand_miss_latency::total 16884000 # number of demand (read+write) miss cycles system.cpu.icache.overall_miss_latency::cpu.inst 16884000 # number of overall miss cycles system.cpu.icache.overall_miss_latency::total 16884000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5829 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5829 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5829 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5829 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5829 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5829 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.051981 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.051981 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.051981 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.051981 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.051981 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.051981 # miss rate for overall accesses +system.cpu.icache.ReadReq_accesses::cpu.inst 5816 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5816 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5816 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5816 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5816 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5816 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052098 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.052098 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.052098 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.052098 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.052098 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.052098 # miss rate for overall accesses system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55722.772277 # average ReadReq miss latency system.cpu.icache.ReadReq_avg_miss_latency::total 55722.772277 # average ReadReq miss latency system.cpu.icache.demand_avg_miss_latency::cpu.inst 55722.772277 # average overall miss latency @@ -133,12 +133,12 @@ system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15975000 system.cpu.icache.demand_mshr_miss_latency::total 15975000 # number of demand (read+write) MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15975000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency::total 15975000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.051981 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.051981 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.051981 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.051981 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.051981 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.051981 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052098 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.052098 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052098 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.052098 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052098 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.052098 # mshr miss rate for overall accesses system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52722.772277 # average ReadReq mshr miss latency system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52722.772277 # average ReadReq mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52722.772277 # average overall mshr miss latency @@ -147,22 +147,22 @@ system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52722.772277 system.cpu.icache.overall_avg_mshr_miss_latency::total 52722.772277 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 87.717237 # Cycle average of tags in use -system.cpu.dcache.total_refs 1951 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 87.742269 # Cycle average of tags in use +system.cpu.dcache.total_refs 1950 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 14.137681 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 14.130435 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 87.717237 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021415 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021415 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1077 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1077 # number of ReadReq hits +system.cpu.dcache.occ_blocks::cpu.data 87.742269 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021421 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021421 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1076 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1076 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 874 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 874 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1951 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1951 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1951 # number of overall hits -system.cpu.dcache.overall_hits::total 1951 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 1950 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1950 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1950 # number of overall hits +system.cpu.dcache.overall_hits::total 1950 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 87 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 87 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 51 # number of WriteReq misses @@ -179,22 +179,22 @@ system.cpu.dcache.demand_miss_latency::cpu.data 7728000 system.cpu.dcache.demand_miss_latency::total 7728000 # number of demand (read+write) miss cycles system.cpu.dcache.overall_miss_latency::cpu.data 7728000 # number of overall miss cycles system.cpu.dcache.overall_miss_latency::total 7728000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1164 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1164 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::cpu.data 1163 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1163 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2089 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2089 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2089 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2089 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.074742 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.074742 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2088 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2088 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2088 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2088 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.074807 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.074807 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.055135 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.055135 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.066060 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.066060 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.066060 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.066060 # miss rate for overall accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.066092 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.066092 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.066092 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.066092 # miss rate for overall accesses system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56000 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56000 # average WriteReq miss latency @@ -227,14 +227,14 @@ system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7314000 system.cpu.dcache.demand_mshr_miss_latency::total 7314000 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7314000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency::total 7314000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074742 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074742 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074807 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074807 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066060 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.066060 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066060 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.066060 # mshr miss rate for overall accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.066092 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066092 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.066092 # mshr miss rate for overall accesses system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53000 # average ReadReq mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53000 # average WriteReq mshr miss latency @@ -245,16 +245,16 @@ system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000 system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 188.818071 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 188.881290 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 388 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.005155 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 134.446837 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 54.371234 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004103 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001659 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005762 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 134.495649 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 54.385641 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004104 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001660 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005764 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits |