summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/mips/linux
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2013-03-06 21:57:10 -0600
committerNilay Vaish <nilay@cs.wisc.edu>2013-03-06 21:57:10 -0600
commitd24d5446c5c96ad29bd6a690c7ba09cb8e3444e8 (patch)
treef7ff9f21193905276d4639ed0ae931e9fc75e4ef /tests/quick/se/00.hello/ref/mips/linux
parentc0618198908b592ff0c165b671cb5d8d785d83ca (diff)
downloadgem5-d24d5446c5c96ad29bd6a690c7ba09cb8e3444e8.tar.xz
regressions: stats updates due to no physmem in ruby
Diffstat (limited to 'tests/quick/se/00.hello/ref/mips/linux')
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini19
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini4
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt32
3 files changed, 19 insertions, 36 deletions
diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini
index 0b4834ee5..5f7d725ac 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini
@@ -181,6 +181,7 @@ type=CoherentBus
block_size=64
clock=500
header_cycles=1
+system=system
use_default_range=false
width=32
master=system.cpu.l2cache.cpu_side
@@ -213,6 +214,7 @@ type=CoherentBus
block_size=64
clock=1000
header_cycles=1
+system=system
use_default_range=false
width=8
master=system.physmem.port
@@ -220,25 +222,28 @@ slave=system.system_port system.cpu.l2cache.mem_side
[system.physmem]
type=SimpleDRAM
+activation_limit=4
addr_mapping=openmap
banks_per_rank=8
+channels=1
clock=1000
conf_table_reported=false
in_addr_map=true
-lines_per_rowbuffer=64
-mem_sched_policy=fcfs
+lines_per_rowbuffer=32
+mem_sched_policy=frfcfs
null=false
page_policy=open
range=0:134217727
ranks_per_channel=2
read_buffer_size=32
-tBURST=4000
-tCL=14000
-tRCD=14000
+tBURST=5000
+tCL=13750
+tRCD=13750
tREFI=7800000
tRFC=300000
-tRP=14000
-tWTR=1000
+tRP=13750
+tWTR=7500
+tXAW=40000
write_buffer_size=32
write_thresh_perc=70
zero=false
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
index 548d89a25..ce3f1e030 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
@@ -105,7 +105,7 @@ conf_table_reported=false
in_addr_map=true
latency=30
latency_var=0
-null=false
+null=true
range=0:134217727
zero=false
@@ -198,7 +198,7 @@ tagArrayBanks=1
[system.ruby.l1_cntrl0.sequencer]
type=RubySequencer
-access_phys_mem=true
+access_phys_mem=false
clock=1
dcache=system.ruby.l1_cntrl0.cacheMemory
deadlock_threshold=500000
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
index 1047d276e..fc74fe784 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
@@ -4,35 +4,13 @@ sim_seconds 0.000125 # Nu
sim_ticks 125334 # Number of ticks simulated
final_tick 125334 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 34119 # Simulator instruction rate (inst/s)
-host_op_rate 34115 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 735344 # Simulator tick rate (ticks/s)
-host_mem_usage 282376 # Number of bytes of host memory used
-host_seconds 0.17 # Real time elapsed on the host
+host_inst_rate 22451 # Simulator instruction rate (inst/s)
+host_op_rate 22449 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 483906 # Simulator tick rate (ticks/s)
+host_mem_usage 152108 # Number of bytes of host memory used
+host_seconds 0.26 # Real time elapsed on the host
sim_insts 5814 # Number of instructions simulated
sim_ops 5814 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read::cpu.inst 23260 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 4374 # Number of bytes read from this memory
-system.physmem.bytes_read::total 27634 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 23260 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 23260 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data 3658 # Number of bytes written to this memory
-system.physmem.bytes_written::total 3658 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 5815 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 1163 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 6978 # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data 925 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 925 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 185584119 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 34898751 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 220482870 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 185584119 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 185584119 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data 29186015 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 29186015 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 185584119 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 64084766 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 249668885 # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl0.cacheMemory.num_data_array_reads 0 # number of data array reads
system.ruby.l1_cntrl0.cacheMemory.num_data_array_writes 0 # number of data array writes
system.ruby.l1_cntrl0.cacheMemory.num_tag_array_reads 0 # number of tag array reads