summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/mips
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2016-03-17 10:32:53 -0700
committerSteve Reinhardt <steve.reinhardt@amd.com>2016-03-17 10:32:53 -0700
commitd7c083864c85c3ab24b40fc85ef3cae8031c5912 (patch)
treeae575d831de5d67596ca3aae5e87a71f9c9fd1cd /tests/quick/se/00.hello/ref/mips
parent9b4249410ec18cac9df2c7e9c0a4a6ce5459233d (diff)
downloadgem5-d7c083864c85c3ab24b40fc85ef3cae8031c5912.tar.xz
stats: update stats for ld.so support
Additional auxv entries leads to more instructions in start-up while walking the list, along with different cache conflicts wrt stack entries.
Diffstat (limited to 'tests/quick/se/00.hello/ref/mips')
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/o3-timing/simout8
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt942
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/simple-atomic/simerr1
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout12
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt174
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini2
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simerr1
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout12
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt758
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini7
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/simple-timing/simerr1
-rwxr-xr-xtests/quick/se/00.hello/ref/mips/linux/simple-timing/simout12
-rw-r--r--tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt264
14 files changed, 1101 insertions, 1096 deletions
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout
index 811ca2575..fea443199 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout
@@ -1,9 +1,11 @@
+Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simout
+Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Mar 13 2016 22:42:39
-gem5 started Mar 13 2016 22:47:14
-gem5 executing on phenom, pid 19880
+gem5 compiled Mar 14 2016 22:04:10
+gem5 started Mar 14 2016 22:06:34
+gem5 executing on phenom, pid 29859
command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
index 7fc5ea5ec..27cfa20b6 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
@@ -4,39 +4,39 @@ sim_seconds 0.000022 # Nu
sim_ticks 22454000 # Number of ticks simulated
final_tick 22454000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 18374 # Simulator instruction rate (inst/s)
-host_op_rate 18373 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 82737910 # Simulator tick rate (ticks/s)
-host_mem_usage 226740 # Number of bytes of host memory used
-host_seconds 0.27 # Real time elapsed on the host
-sim_insts 4986 # Number of instructions simulated
-sim_ops 4986 # Number of ops (including micro ops) simulated
+host_inst_rate 22135 # Simulator instruction rate (inst/s)
+host_op_rate 22134 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 99411388 # Simulator tick rate (ticks/s)
+host_mem_usage 226732 # Number of bytes of host memory used
+host_seconds 0.23 # Real time elapsed on the host
+sim_insts 4999 # Number of instructions simulated
+sim_ops 4999 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 20992 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory
-system.physmem.bytes_read::total 30016 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 8960 # Number of bytes read from this memory
+system.physmem.bytes_read::total 29952 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 20992 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 20992 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 328 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 469 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 140 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 468 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 934889107 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 401888305 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 1336777412 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 399038033 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1333927140 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 934889107 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 934889107 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 934889107 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 401888305 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 1336777412 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 469 # Number of read requests accepted
+system.physmem.bw_total::cpu.data 399038033 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 1333927140 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs 468 # Number of read requests accepted
system.physmem.writeReqs 0 # Number of write requests accepted
-system.physmem.readBursts 469 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readBursts 468 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM 30016 # Total number of bytes read from DRAM
+system.physmem.bytesReadDRAM 29952 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
-system.physmem.bytesReadSys 30016 # Total read bytes from the system interface side
+system.physmem.bytesReadSys 29952 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
@@ -55,7 +55,7 @@ system.physmem.perBankRdBursts::10 43 # Pe
system.physmem.perBankRdBursts::11 20 # Per bank write bursts
system.physmem.perBankRdBursts::12 51 # Per bank write bursts
system.physmem.perBankRdBursts::13 29 # Per bank write bursts
-system.physmem.perBankRdBursts::14 78 # Per bank write bursts
+system.physmem.perBankRdBursts::14 77 # Per bank write bursts
system.physmem.perBankRdBursts::15 7 # Per bank write bursts
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
@@ -82,7 +82,7 @@ system.physmem.readPktSize::2 0 # Re
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
-system.physmem.readPktSize::6 469 # Read request sizes (log2)
+system.physmem.readPktSize::6 468 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
@@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 0 # Write request sizes (log2)
-system.physmem.rdQLenPdf::0 273 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2 41 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 40 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
@@ -186,79 +186,79 @@ system.physmem.wrQLenPdf::60 0 # Wh
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples 104 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean 262.153846 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean 180.926322 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev 251.694944 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127 29 27.88% 27.88% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255 32 30.77% 58.65% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383 20 19.23% 77.88% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511 9 8.65% 86.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639 4 3.85% 90.38% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767 2 1.92% 92.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895 1 0.96% 93.27% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023 1 0.96% 94.23% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151 6 5.77% 100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total 104 # Bytes accessed per row activation
-system.physmem.totQLat 4505500 # Total ticks spent queuing
-system.physmem.totMemAccLat 13299250 # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat 2345000 # Total ticks spent in databus transfers
-system.physmem.avgQLat 9606.61 # Average queueing delay per DRAM burst
+system.physmem.bytesPerActivate::samples 103 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 264.077670 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 182.760997 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 252.156180 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 28 27.18% 27.18% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 32 31.07% 58.25% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 20 19.42% 77.67% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 9 8.74% 86.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 4 3.88% 90.29% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 2 1.94% 92.23% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 1 0.97% 93.20% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 1 0.97% 94.17% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 6 5.83% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 103 # Bytes accessed per row activation
+system.physmem.totQLat 4465750 # Total ticks spent queuing
+system.physmem.totMemAccLat 13240750 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat 2340000 # Total ticks spent in databus transfers
+system.physmem.avgQLat 9542.20 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat 28356.61 # Average memory access latency per DRAM burst
-system.physmem.avgRdBW 1336.78 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgMemAccLat 28292.20 # Average memory access latency per DRAM burst
+system.physmem.avgRdBW 1333.93 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys 1336.78 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 1333.93 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil 10.44 # Data bus utilization in percentage
-system.physmem.busUtilRead 10.44 # Data bus utilization in percentage for reads
+system.physmem.busUtil 10.42 # Data bus utilization in percentage
+system.physmem.busUtilRead 10.42 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen 1.73 # Average read queue length when enqueuing
+system.physmem.avgRdQLen 1.72 # Average read queue length when enqueuing
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
system.physmem.readRowHits 355 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
-system.physmem.readRowHitRate 75.69 # Row buffer hit rate for reads
+system.physmem.readRowHitRate 75.85 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
-system.physmem.avgGap 47690.83 # Average gap between requests
-system.physmem.pageHitRate 75.69 # Row buffer hit rate, read and write combined
+system.physmem.avgGap 47792.74 # Average gap between requests
+system.physmem.pageHitRate 75.85 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 128520 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 70125 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 530400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy 9542655 # Energy for active background per rank (pJ)
+system.physmem_0.actBackEnergy 9540945 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1130250 # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy 12419070 # Total energy per rank (pJ)
-system.physmem_0.averagePower 784.279760 # Core power per rank (mW)
+system.physmem_0.totalEnergy 12417360 # Total energy per rank (pJ)
+system.physmem_0.averagePower 784.295595 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 1840500 # Time in different power states
system.physmem_0.memoryStateTime::REF 520000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.physmem_0.memoryStateTime::ACT 13487750 # Time in different power states
+system.physmem_0.memoryStateTime::ACT 13485750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.physmem_1.actEnergy 514080 # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy 280500 # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy 2168400 # Energy for read commands per rank (pJ)
+system.physmem_1.actEnergy 506520 # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy 276375 # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy 2160600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 10730250 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 87000 # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy 14797350 # Total energy per rank (pJ)
-system.physmem_1.averagePower 934.618664 # Core power per rank (mW)
+system.physmem_1.totalEnergy 14777865 # Total energy per rank (pJ)
+system.physmem_1.averagePower 933.387968 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 103500 # Time in different power states
system.physmem_1.memoryStateTime::REF 520000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 15222750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.cpu.branchPred.lookups 2031 # Number of BP lookups
-system.cpu.branchPred.condPredicted 1362 # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect 402 # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups 1641 # Number of BTB lookups
-system.cpu.branchPred.BTBHits 605 # Number of BTB hits
+system.cpu.branchPred.lookups 2026 # Number of BP lookups
+system.cpu.branchPred.condPredicted 1358 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 403 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 1632 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 603 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct 36.867764 # BTB Hit Percentage
-system.cpu.branchPred.usedRAS 242 # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect 66 # Number of incorrect RAS predictions.
+system.cpu.branchPred.BTBHitPct 36.948529 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 244 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 68 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
@@ -282,83 +282,83 @@ system.cpu.workload.num_syscalls 7 # Nu
system.cpu.numCycles 44909 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles 8843 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts 12328 # Number of instructions fetch has processed
-system.cpu.fetch.Branches 2031 # Number of branches that fetch encountered
+system.cpu.fetch.icacheStallCycles 8846 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.Insts 12312 # Number of instructions fetch has processed
+system.cpu.fetch.Branches 2026 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 847 # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles 4817 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 822 # Number of cycles fetch has spent squashing
-system.cpu.fetch.PendingTrapStallCycles 190 # Number of stall cycles due to pending traps
-system.cpu.fetch.CacheLines 1979 # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes 255 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples 14261 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 0.864456 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 2.133927 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.Cycles 4822 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.SquashCycles 824 # Number of cycles fetch has spent squashing
+system.cpu.fetch.PendingTrapStallCycles 205 # Number of stall cycles due to pending traps
+system.cpu.fetch.CacheLines 1982 # Number of cache lines fetched
+system.cpu.fetch.IcacheSquashes 254 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.rateDist::samples 14285 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 0.861883 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 2.130483 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 10999 77.13% 77.13% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 1480 10.38% 87.50% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 118 0.83% 88.33% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 169 1.19% 89.52% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 282 1.98% 91.49% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 102 0.72% 92.21% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 134 0.94% 93.15% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 153 1.07% 94.22% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 824 5.78% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 11018 77.13% 77.13% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 1489 10.42% 87.55% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 118 0.83% 88.38% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 170 1.19% 89.57% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 281 1.97% 91.54% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 100 0.70% 92.24% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 134 0.94% 93.17% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 151 1.06% 94.23% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 824 5.77% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 14261 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate 0.045225 # Number of branch fetches per cycle
-system.cpu.fetch.rate 0.274511 # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles 8380 # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles 2677 # Number of cycles decode is blocked
-system.cpu.decode.RunCycles 2707 # Number of cycles decode is running
+system.cpu.fetch.rateDist::total 14285 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.branchRate 0.045113 # Number of branch fetches per cycle
+system.cpu.fetch.rate 0.274154 # Number of inst fetches per cycle
+system.cpu.decode.IdleCycles 8398 # Number of cycles decode is idle
+system.cpu.decode.BlockedCycles 2675 # Number of cycles decode is blocked
+system.cpu.decode.RunCycles 2714 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 126 # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles 371 # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved 167 # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred 41 # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts 11351 # Number of instructions handled by decode
+system.cpu.decode.SquashCycles 372 # Number of cycles decode is squashing
+system.cpu.decode.BranchResolved 164 # Number of times decode resolved a branch
+system.cpu.decode.BranchMispred 40 # Number of times decode detected a branch misprediction
+system.cpu.decode.DecodedInsts 11356 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 162 # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles 371 # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles 8518 # Number of cycles rename is idle
-system.cpu.rename.BlockCycles 542 # Number of cycles rename is blocking
+system.cpu.rename.SquashCycles 372 # Number of cycles rename is squashing
+system.cpu.rename.IdleCycles 8537 # Number of cycles rename is idle
+system.cpu.rename.BlockCycles 540 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 996 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles 2675 # Number of cycles rename is running
+system.cpu.rename.RunCycles 2681 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 1159 # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts 10918 # Number of instructions processed by rename
+system.cpu.rename.RenamedInsts 10925 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 179 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 954 # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands 6512 # Number of destination operands rename has renamed
+system.cpu.rename.RenamedOperands 6515 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 12905 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 12683 # Number of integer rename lookups
+system.cpu.rename.int_rename_lookups 12681 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups
-system.cpu.rename.CommittedMaps 3282 # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps 3230 # Number of HB maps that are undone due to squashing
+system.cpu.rename.CommittedMaps 3292 # Number of HB maps that are committed
+system.cpu.rename.UndoneMaps 3223 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 14 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 314 # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads 2295 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedLoads 2297 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 1159 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 2 # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded 8632 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsAdded 8637 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 11 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued 7937 # Number of instructions issued
+system.cpu.iq.iqInstsIssued 7943 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 20 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined 3656 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined 1608 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedInstsExamined 3648 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedOperandsExamined 1606 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples 14261 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean 0.556553 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev 1.276985 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::samples 14285 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 0.556038 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.275658 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0 10981 77.00% 77.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1 1321 9.26% 86.26% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2 733 5.14% 91.40% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3 439 3.08% 94.48% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4 350 2.45% 96.94% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 10995 76.97% 76.97% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 1332 9.32% 86.29% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 734 5.14% 91.43% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 438 3.07% 94.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 349 2.44% 96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 277 1.94% 98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 91 0.64% 99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 50 0.35% 99.87% # Number of insts issued each cycle
@@ -366,7 +366,7 @@ system.cpu.iq.issued_per_cycle::8 19 0.13% 100.00% # Nu
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total 14261 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 14285 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 6 3.41% 3.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 3.41% # attempts to use FU when none available
@@ -402,54 +402,54 @@ system.cpu.iq.fu_full::MemWrite 58 32.95% 100.00% # at
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu 4719 59.46% 59.46% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 4723 59.46% 59.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 4 0.05% 59.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 1 0.01% 59.52% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd 2 0.03% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.54% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead 2143 27.00% 86.54% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 1068 13.46% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 2 0.03% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.55% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 2145 27.00% 86.55% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 1068 13.45% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total 7937 # Type of FU issued
-system.cpu.iq.rate 0.176735 # Inst issue rate
+system.cpu.iq.FU_type_0::total 7943 # Type of FU issued
+system.cpu.iq.rate 0.176869 # Inst issue rate
system.cpu.iq.fu_busy_cnt 176 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.022175 # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads 30327 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes 12306 # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses 7277 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.fu_busy_rate 0.022158 # FU busy rate (busy events/executed inst)
+system.cpu.iq.int_inst_queue_reads 30363 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_writes 12303 # Number of integer instruction queue writes
+system.cpu.iq.int_inst_queue_wakeup_accesses 7281 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses 8111 # Number of integer alu accesses
+system.cpu.iq.int_alu_accesses 8117 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 89 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads 1163 # Number of loads squashed
+system.cpu.iew.lsq.thread0.squashedLoads 1162 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 258 # Number of stores squashed
@@ -458,179 +458,179 @@ system.cpu.iew.lsq.thread0.blockedLoads 0 # Nu
system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 22 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles 371 # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles 425 # Number of cycles IEW is blocking
+system.cpu.iew.iewSquashCycles 372 # Number of cycles IEW is squashing
+system.cpu.iew.iewBlockCycles 422 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 88 # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts 10126 # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts 130 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts 2295 # Number of dispatched load instructions
+system.cpu.iew.iewDispatchedInsts 10138 # Number of instructions dispatched to IQ
+system.cpu.iew.iewDispSquashedInsts 138 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispLoadInsts 2297 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 1159 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 11 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 89 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect 98 # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect 321 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect 100 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.predictedNotTakenIncorrect 319 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 419 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts 7671 # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts 2045 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 266 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts 7674 # Number of executed instructions
+system.cpu.iew.iewExecLoadInsts 2046 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 269 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
-system.cpu.iew.exec_nop 1483 # number of nop insts executed
-system.cpu.iew.exec_refs 3098 # number of memory reference insts executed
-system.cpu.iew.exec_branches 1353 # Number of branches executed
+system.cpu.iew.exec_nop 1490 # number of nop insts executed
+system.cpu.iew.exec_refs 3099 # number of memory reference insts executed
+system.cpu.iew.exec_branches 1356 # Number of branches executed
system.cpu.iew.exec_stores 1053 # Number of stores executed
-system.cpu.iew.exec_rate 0.170812 # Inst execution rate
-system.cpu.iew.wb_sent 7354 # cumulative count of insts sent to commit
-system.cpu.iew.wb_count 7279 # cumulative count of insts written-back
-system.cpu.iew.wb_producers 2832 # num instructions producing a value
-system.cpu.iew.wb_consumers 4198 # num instructions consuming a value
-system.cpu.iew.wb_rate 0.162083 # insts written-back per cycle
-system.cpu.iew.wb_fanout 0.674607 # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts 4505 # The number of squashed insts skipped by commit
+system.cpu.iew.exec_rate 0.170879 # Inst execution rate
+system.cpu.iew.wb_sent 7358 # cumulative count of insts sent to commit
+system.cpu.iew.wb_count 7283 # cumulative count of insts written-back
+system.cpu.iew.wb_producers 2837 # num instructions producing a value
+system.cpu.iew.wb_consumers 4202 # num instructions consuming a value
+system.cpu.iew.wb_rate 0.162172 # insts written-back per cycle
+system.cpu.iew.wb_fanout 0.675155 # average fanout of values written-back
+system.cpu.commit.commitSquashedInsts 4500 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 9 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts 362 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 13468 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean 0.417508 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev 1.246465 # Number of insts commited each cycle
+system.cpu.commit.branchMispredicts 363 # The number of times a branch was mispredicted
+system.cpu.commit.committed_per_cycle::samples 13494 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 0.417964 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 1.246672 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 11324 84.08% 84.08% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1 857 6.36% 90.44% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2 503 3.73% 94.18% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3 247 1.83% 96.01% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4 153 1.14% 97.15% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5 168 1.25% 98.40% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6 61 0.45% 98.85% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7 39 0.29% 99.14% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8 116 0.86% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 11340 84.04% 84.04% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 862 6.39% 90.43% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 508 3.76% 94.19% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 248 1.84% 96.03% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 152 1.13% 97.15% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 167 1.24% 98.39% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 61 0.45% 98.84% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 39 0.29% 99.13% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 117 0.87% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 13468 # Number of insts commited each cycle
-system.cpu.commit.committedInsts 5623 # Number of instructions committed
-system.cpu.commit.committedOps 5623 # Number of ops (including micro ops) committed
+system.cpu.commit.committed_per_cycle::total 13494 # Number of insts commited each cycle
+system.cpu.commit.committedInsts 5640 # Number of instructions committed
+system.cpu.commit.committedOps 5640 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.refs 2033 # Number of memory references committed
-system.cpu.commit.loads 1132 # Number of loads committed
+system.cpu.commit.refs 2036 # Number of memory references committed
+system.cpu.commit.loads 1135 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
-system.cpu.commit.branches 883 # Number of branches committed
+system.cpu.commit.branches 886 # Number of branches committed
system.cpu.commit.fp_insts 2 # Number of committed floating point instructions.
-system.cpu.commit.int_insts 4942 # Number of committed integer instructions.
+system.cpu.commit.int_insts 4955 # Number of committed integer instructions.
system.cpu.commit.function_calls 85 # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass 637 11.33% 11.33% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu 2949 52.45% 63.77% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult 2 0.04% 63.81% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.81% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead 1132 20.13% 83.98% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite 901 16.02% 100.00% # Class of committed instruction
+system.cpu.commit.op_class_0::No_OpClass 641 11.37% 11.37% # Class of committed instruction
+system.cpu.commit.op_class_0::IntAlu 2959 52.46% 63.83% # Class of committed instruction
+system.cpu.commit.op_class_0::IntMult 2 0.04% 63.87% # Class of committed instruction
+system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.87% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.90% # Class of committed instruction
+system.cpu.commit.op_class_0::MemRead 1135 20.12% 84.02% # Class of committed instruction
+system.cpu.commit.op_class_0::MemWrite 901 15.98% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total 5623 # Class of committed instruction
-system.cpu.commit.bw_lim_events 116 # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads 23467 # The number of ROB reads
-system.cpu.rob.rob_writes 21056 # The number of ROB writes
+system.cpu.commit.op_class_0::total 5640 # Class of committed instruction
+system.cpu.commit.bw_lim_events 117 # number cycles where commit BW limit reached
+system.cpu.rob.rob_reads 23504 # The number of ROB reads
+system.cpu.rob.rob_writes 21078 # The number of ROB writes
system.cpu.timesIdled 265 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles 30648 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts 4986 # Number of Instructions Simulated
-system.cpu.committedOps 4986 # Number of Ops (including micro ops) Simulated
-system.cpu.cpi 9.007020 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 9.007020 # CPI: Total CPI of All Threads
-system.cpu.ipc 0.111025 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 0.111025 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 10419 # number of integer regfile reads
-system.cpu.int_regfile_writes 5064 # number of integer regfile writes
+system.cpu.idleCycles 30624 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.committedInsts 4999 # Number of Instructions Simulated
+system.cpu.committedOps 4999 # Number of Ops (including micro ops) Simulated
+system.cpu.cpi 8.983597 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 8.983597 # CPI: Total CPI of All Threads
+system.cpu.ipc 0.111314 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 0.111314 # IPC: Total IPC of All Threads
+system.cpu.int_regfile_reads 10422 # number of integer regfile reads
+system.cpu.int_regfile_writes 5065 # number of integer regfile writes
system.cpu.fp_regfile_reads 3 # number of floating regfile reads
system.cpu.fp_regfile_writes 1 # number of floating regfile writes
-system.cpu.misc_regfile_reads 158 # number of misc regfile reads
+system.cpu.misc_regfile_reads 160 # number of misc regfile reads
system.cpu.dcache.tags.replacements 0 # number of replacements
-system.cpu.dcache.tags.tagsinuse 90.676519 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 2302 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 141 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 16.326241 # Average number of references to valid blocks.
+system.cpu.dcache.tags.tagsinuse 90.103369 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 2304 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 140 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 16.457143 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 90.676519 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.022138 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.022138 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024 141 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_blocks::cpu.data 90.103369 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.021998 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.021998 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 140 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1 105 # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 5765 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 5765 # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data 1746 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 1746 # number of ReadReq hits
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.034180 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 5766 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 5766 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 1748 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 1748 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 556 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 556 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 2302 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 2302 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 2302 # number of overall hits
-system.cpu.dcache.overall_hits::total 2302 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 165 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 165 # number of ReadReq misses
+system.cpu.dcache.demand_hits::cpu.data 2304 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 2304 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 2304 # number of overall hits
+system.cpu.dcache.overall_hits::total 2304 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 164 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 164 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 345 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 345 # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data 510 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 510 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 510 # number of overall misses
-system.cpu.dcache.overall_misses::total 510 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 11734000 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 11734000 # number of ReadReq miss cycles
+system.cpu.dcache.demand_misses::cpu.data 509 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 509 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 509 # number of overall misses
+system.cpu.dcache.overall_misses::total 509 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 11628500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 11628500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 24014999 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 24014999 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 35748999 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 35748999 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 35748999 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 35748999 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 1911 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 1911 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.demand_miss_latency::cpu.data 35643499 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 35643499 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data 35643499 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 35643499 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data 1912 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 1912 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 2812 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 2812 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 2812 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 2812 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.086342 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.086342 # miss rate for ReadReq accesses
+system.cpu.dcache.demand_accesses::cpu.data 2813 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 2813 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 2813 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 2813 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085774 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.085774 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.382908 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.382908 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.181366 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.181366 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.181366 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.181366 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71115.151515 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 71115.151515 # average ReadReq miss latency
+system.cpu.dcache.demand_miss_rate::cpu.data 0.180946 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.180946 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.180946 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.180946 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70905.487805 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 70905.487805 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69608.692754 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69608.692754 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 70096.076471 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 70096.076471 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 70096.076471 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 70096.076471 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 70026.520629 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 70026.520629 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 70026.520629 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 70026.520629 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 587 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 10 # number of cycles access was blocked
@@ -647,90 +647,90 @@ system.cpu.dcache.demand_mshr_hits::cpu.data 369
system.cpu.dcache.demand_mshr_hits::total 369 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 369 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 369 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7594500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 7594500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 140 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 140 # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7490000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 7490000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4083499 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4083499 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11677999 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 11677999 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11677999 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 11677999 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.047619 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.047619 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11573499 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 11573499 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11573499 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 11573499 # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.047071 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.047071 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.050142 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.050142 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.050142 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.050142 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83456.043956 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83456.043956 # average ReadReq mshr miss latency
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.049769 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.049769 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.049769 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.049769 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83222.222222 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83222.222222 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81669.980000 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81669.980000 # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82822.687943 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 82822.687943 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82822.687943 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 82822.687943 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82667.850000 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 82667.850000 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82667.850000 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 82667.850000 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 17 # number of replacements
-system.cpu.icache.tags.tagsinuse 156.413207 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1547 # Total number of references to valid blocks.
+system.cpu.icache.tags.tagsinuse 156.353975 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1550 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 331 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 4.673716 # Average number of references to valid blocks.
+system.cpu.icache.tags.avg_refs 4.682779 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 156.413207 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.076374 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.076374 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_blocks::cpu.inst 156.353975 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.076345 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.076345 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 146 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 168 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 4289 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 4289 # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst 1547 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 1547 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 1547 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 1547 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 1547 # number of overall hits
-system.cpu.icache.overall_hits::total 1547 # number of overall hits
+system.cpu.icache.tags.tag_accesses 4295 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 4295 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 1550 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 1550 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 1550 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 1550 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 1550 # number of overall hits
+system.cpu.icache.overall_hits::total 1550 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 432 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 432 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 432 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 432 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 432 # number of overall misses
system.cpu.icache.overall_misses::total 432 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 32422500 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 32422500 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 32422500 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 32422500 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 32422500 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 32422500 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 1979 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 1979 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 1979 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 1979 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 1979 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 1979 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.218292 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.218292 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.218292 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.218292 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.218292 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.218292 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75052.083333 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 75052.083333 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 75052.083333 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 75052.083333 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 75052.083333 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 75052.083333 # average overall miss latency
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 32414500 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 32414500 # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency::cpu.inst 32414500 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 32414500 # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::cpu.inst 32414500 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 32414500 # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses::cpu.inst 1982 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 1982 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 1982 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 1982 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 1982 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 1982 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.217962 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.217962 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.217962 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.217962 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.217962 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.217962 # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75033.564815 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 75033.564815 # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 75033.564815 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 75033.564815 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 75033.564815 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 75033.564815 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -753,42 +753,42 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 331
system.cpu.icache.demand_mshr_misses::total 331 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 331 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 331 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25904500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 25904500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 25904500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 25904500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25904500 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 25904500 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.167256 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.167256 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.167256 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.167256 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.167256 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.167256 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78261.329305 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78261.329305 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78261.329305 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 78261.329305 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78261.329305 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 78261.329305 # average overall mshr miss latency
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25897500 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 25897500 # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 25897500 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 25897500 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25897500 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 25897500 # number of overall MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.167003 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.167003 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.167003 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78240.181269 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78240.181269 # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78240.181269 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 78240.181269 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78240.181269 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 78240.181269 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 215.857139 # Cycle average of tags in use
+system.cpu.l2cache.tags.tagsinuse 215.242460 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 20 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 419 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.047733 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 418 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.047847 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.337319 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 57.519820 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004832 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data 0.001755 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.006587 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024 419 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.278087 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 56.964373 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004830 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.001738 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.006569 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 418 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1 235 # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012787 # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses 4381 # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses 4381 # Number of data accesses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 234 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012756 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 4372 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 4372 # Number of data accesses
system.cpu.l2cache.WritebackClean_hits::writebacks 17 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 17 # number of WritebackClean hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3 # number of ReadCleanReq hits
@@ -801,40 +801,40 @@ system.cpu.l2cache.ReadExReq_misses::cpu.data 50
system.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 328 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 328 # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data 91 # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total 91 # number of ReadSharedReq misses
+system.cpu.l2cache.ReadSharedReq_misses::cpu.data 90 # number of ReadSharedReq misses
+system.cpu.l2cache.ReadSharedReq_misses::total 90 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 328 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 469 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data 140 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 468 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 328 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses
-system.cpu.l2cache.overall_misses::total 469 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data 140 # number of overall misses
+system.cpu.l2cache.overall_misses::total 468 # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4007500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 4007500 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 25375000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total 25375000 # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7455000 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 7455000 # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 25375000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 11462500 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 36837500 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 25375000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 11462500 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 36837500 # number of overall miss cycles
+system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 25368000 # number of ReadCleanReq miss cycles
+system.cpu.l2cache.ReadCleanReq_miss_latency::total 25368000 # number of ReadCleanReq miss cycles
+system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7352000 # number of ReadSharedReq miss cycles
+system.cpu.l2cache.ReadSharedReq_miss_latency::total 7352000 # number of ReadSharedReq miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst 25368000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.data 11359500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 36727500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst 25368000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.data 11359500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 36727500 # number of overall miss cycles
system.cpu.l2cache.WritebackClean_accesses::writebacks 17 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 17 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 331 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 331 # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 91 # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total 91 # number of ReadSharedReq accesses(hits+misses)
+system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 90 # number of ReadSharedReq accesses(hits+misses)
+system.cpu.l2cache.ReadSharedReq_accesses::total 90 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 331 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 472 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data 140 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 471 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 331 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 472 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data 140 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 471 # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.990937 # miss rate for ReadCleanReq accesses
@@ -843,22 +843,22 @@ system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1
system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.990937 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.993644 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.993631 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.990937 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.993644 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.993631 # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80150 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80150 # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77362.804878 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77362.804878 # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81923.076923 # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81923.076923 # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77362.804878 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81294.326241 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 78544.776119 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77362.804878 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81294.326241 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 78544.776119 # average overall miss latency
+system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77341.463415 # average ReadCleanReq miss latency
+system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77341.463415 # average ReadCleanReq miss latency
+system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81688.888889 # average ReadSharedReq miss latency
+system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81688.888889 # average ReadSharedReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77341.463415 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81139.285714 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 78477.564103 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77341.463415 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81139.285714 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 78477.564103 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -871,26 +871,26 @@ system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50
system.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 328 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 328 # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 91 # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total 91 # number of ReadSharedReq MSHR misses
+system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 90 # number of ReadSharedReq MSHR misses
+system.cpu.l2cache.ReadSharedReq_mshr_misses::total 90 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 328 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 469 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 468 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 328 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 468 # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3507500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3507500 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 22095000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 22095000 # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6545000 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6545000 # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22095000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10052500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 32147500 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22095000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10052500 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 32147500 # number of overall MSHR miss cycles
+system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 22088000 # number of ReadCleanReq MSHR miss cycles
+system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 22088000 # number of ReadCleanReq MSHR miss cycles
+system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6452000 # number of ReadSharedReq MSHR miss cycles
+system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6452000 # number of ReadSharedReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22088000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9959500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 32047500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22088000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9959500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 32047500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for ReadCleanReq accesses
@@ -899,81 +899,81 @@ system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.993644 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.993631 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.993644 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.993631 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70150 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70150 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67362.804878 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67362.804878 # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71923.076923 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71923.076923 # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67362.804878 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71294.326241 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68544.776119 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67362.804878 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71294.326241 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68544.776119 # average overall mshr miss latency
+system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67341.463415 # average ReadCleanReq mshr miss latency
+system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67341.463415 # average ReadCleanReq mshr miss latency
+system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71688.888889 # average ReadSharedReq mshr miss latency
+system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71688.888889 # average ReadSharedReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67341.463415 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71139.285714 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68477.564103 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67341.463415 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71139.285714 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68477.564103 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.toL2Bus.snoop_filter.tot_requests 489 # Total number of requests made to the snoop filter.
+system.cpu.toL2Bus.snoop_filter.tot_requests 488 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 17 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp 422 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 421 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 17 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 331 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq 91 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadSharedReq 90 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 679 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 282 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total 961 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 280 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 959 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 22272 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9024 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total 31296 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8960 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size::total 31232 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples 472 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::samples 471 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0 472 100.00% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::0 471 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total 472 # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy 261500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.snoop_fanout::total 471 # Request fanout histogram
+system.cpu.toL2Bus.reqLayer0.occupancy 261000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 496500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy 211500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.occupancy 210000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%)
-system.membus.trans_dist::ReadResp 419 # Transaction distribution
+system.membus.trans_dist::ReadResp 418 # Transaction distribution
system.membus.trans_dist::ReadExReq 50 # Transaction distribution
system.membus.trans_dist::ReadExResp 50 # Transaction distribution
-system.membus.trans_dist::ReadSharedReq 419 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 938 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 938 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30016 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 30016 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadSharedReq 418 # Transaction distribution
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 936 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 936 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 29952 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 29952 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
-system.membus.snoop_fanout::samples 469 # Request fanout histogram
+system.membus.snoop_fanout::samples 468 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 469 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::0 468 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
-system.membus.snoop_fanout::total 469 # Request fanout histogram
-system.membus.reqLayer0.occupancy 581500 # Layer occupancy (ticks)
+system.membus.snoop_fanout::total 468 # Request fanout histogram
+system.membus.reqLayer0.occupancy 580000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 2.6 # Layer utilization (%)
-system.membus.respLayer1.occupancy 2493500 # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy 2487500 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 11.1 # Layer utilization (%)
---------- End Simulation Statistics ----------
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini
index c14cdc26c..d92d6b0d8 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/config.ini
@@ -118,7 +118,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/dist/m5/regression/test-progs/hello/bin/mips/linux/hello
+executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/mips/linux/hello
gid=100
input=cin
kvmInSE=false
@@ -153,6 +153,7 @@ clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
+point_of_coherency=true
response_latency=2
snoop_filter=Null
snoop_response_latency=4
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simerr b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simerr
index 0f553ea6b..1a4f96712 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simerr
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simerr
@@ -1,2 +1 @@
warn: Sockets disabled, not accepting gdb connections
-warn: mmap failing: arguments not page-aligned: start 0x0 offset 0x7efefeff
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout
index b150c3b1d..3810aff86 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/simout
@@ -1,13 +1,15 @@
+Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic/simout
+Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jan 21 2016 14:17:41
-gem5 started Jan 21 2016 14:18:13
-gem5 executing on zizzer, pid 60571
-command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic -re /z/atgutier/gem5/gem5-commit/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic
+gem5 compiled Mar 14 2016 22:04:10
+gem5 started Mar 14 2016 22:06:34
+gem5 executing on phenom, pid 29858
+command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Hello World!
-Exiting @ tick 2812000 because target called exit()
+Exiting @ tick 2820500 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt
index cd97b68c3..9b5c0be15 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt
@@ -1,40 +1,40 @@
---------- Begin Simulation Statistics ----------
sim_seconds 0.000003 # Number of seconds simulated
-sim_ticks 2812000 # Number of ticks simulated
-final_tick 2812000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks 2820500 # Number of ticks simulated
+final_tick 2820500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 70039 # Simulator instruction rate (inst/s)
-host_op_rate 70020 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 35000361 # Simulator tick rate (ticks/s)
-host_mem_usage 218484 # Number of bytes of host memory used
-host_seconds 0.08 # Real time elapsed on the host
-sim_insts 5624 # Number of instructions simulated
-sim_ops 5624 # Number of ops (including micro ops) simulated
+host_inst_rate 42403 # Simulator instruction rate (inst/s)
+host_op_rate 42398 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 21196256 # Simulator tick rate (ticks/s)
+host_mem_usage 214708 # Number of bytes of host memory used
+host_seconds 0.13 # Real time elapsed on the host
+sim_insts 5641 # Number of instructions simulated
+sim_ops 5641 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.bytes_read::cpu.inst 22500 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 4289 # Number of bytes read from this memory
-system.physmem.bytes_read::total 26789 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 22500 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 22500 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 22568 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 4301 # Number of bytes read from this memory
+system.physmem.bytes_read::total 26869 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 22568 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 22568 # Number of instructions bytes read from this memory
system.physmem.bytes_written::cpu.data 3601 # Number of bytes written to this memory
system.physmem.bytes_written::total 3601 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 5625 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 1132 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 6757 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 5642 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1135 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 6777 # Number of read requests responded to by this memory
system.physmem.num_writes::cpu.data 901 # Number of write requests responded to by this memory
system.physmem.num_writes::total 901 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 8001422475 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 1525248933 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 9526671408 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 8001422475 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 8001422475 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data 1280583215 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 1280583215 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 8001422475 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 2805832148 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 10807254623 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 8001418188 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1524906931 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9526325120 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 8001418188 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 8001418188 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1276723985 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1276723985 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 8001418188 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2801630917 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 10803049105 # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
@@ -55,84 +55,84 @@ system.cpu.itb.hits 0 # DT
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 7 # Number of system calls
-system.cpu.numCycles 5625 # number of cpu cycles simulated
+system.cpu.numCycles 5642 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 5624 # Number of instructions committed
-system.cpu.committedOps 5624 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses
+system.cpu.committedInsts 5641 # Number of instructions committed
+system.cpu.committedOps 5641 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 4957 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses
-system.cpu.num_func_calls 190 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls
-system.cpu.num_int_insts 4944 # number of integer instructions
+system.cpu.num_func_calls 191 # number of times a function call or return occured
+system.cpu.num_conditional_control_insts 651 # number of instructions that are conditional controls
+system.cpu.num_int_insts 4957 # number of integer instructions
system.cpu.num_fp_insts 2 # number of float instructions
-system.cpu.num_int_register_reads 7054 # number of times the integer registers were read
-system.cpu.num_int_register_writes 3281 # number of times the integer registers were written
+system.cpu.num_int_register_reads 7072 # number of times the integer registers were read
+system.cpu.num_int_register_writes 3291 # number of times the integer registers were written
system.cpu.num_fp_register_reads 3 # number of times the floating registers were read
system.cpu.num_fp_register_writes 1 # number of times the floating registers were written
-system.cpu.num_mem_refs 2034 # number of memory refs
-system.cpu.num_load_insts 1132 # Number of load instructions
+system.cpu.num_mem_refs 2037 # number of memory refs
+system.cpu.num_load_insts 1135 # Number of load instructions
system.cpu.num_store_insts 902 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 5625 # Number of busy cycles
+system.cpu.num_busy_cycles 5642 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.Branches 883 # Number of branches fetched
-system.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction
-system.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction
-system.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction
-system.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction
-system.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction
-system.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction
+system.cpu.Branches 886 # Number of branches fetched
+system.cpu.op_class::No_OpClass 641 11.36% 11.36% # Class of executed instruction
+system.cpu.op_class::IntAlu 2960 52.46% 63.82% # Class of executed instruction
+system.cpu.op_class::IntMult 2 0.04% 63.86% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 63.86% # Class of executed instruction
+system.cpu.op_class::FloatAdd 2 0.04% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::MemRead 1135 20.12% 84.01% # Class of executed instruction
+system.cpu.op_class::MemWrite 902 15.99% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 5625 # Class of executed instruction
-system.membus.trans_dist::ReadReq 6757 # Transaction distribution
-system.membus.trans_dist::ReadResp 6757 # Transaction distribution
+system.cpu.op_class::total 5642 # Class of executed instruction
+system.membus.trans_dist::ReadReq 6777 # Transaction distribution
+system.membus.trans_dist::ReadResp 6777 # Transaction distribution
system.membus.trans_dist::WriteReq 901 # Transaction distribution
system.membus.trans_dist::WriteResp 901 # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 11250 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 4066 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 15316 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 22500 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 7890 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 30390 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 11284 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 4072 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 15356 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 22568 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 7902 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 30470 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
-system.membus.snoop_fanout::samples 7658 # Request fanout histogram
-system.membus.snoop_fanout::mean 0.734526 # Request fanout histogram
-system.membus.snoop_fanout::stdev 0.441614 # Request fanout histogram
+system.membus.snoop_fanout::samples 7678 # Request fanout histogram
+system.membus.snoop_fanout::mean 0.734827 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0.441454 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 2033 26.55% 26.55% # Request fanout histogram
-system.membus.snoop_fanout::1 5625 73.45% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::0 2036 26.52% 26.52% # Request fanout histogram
+system.membus.snoop_fanout::1 5642 73.48% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
-system.membus.snoop_fanout::total 7658 # Request fanout histogram
+system.membus.snoop_fanout::total 7678 # Request fanout histogram
---------- End Simulation Statistics ----------
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
index 66492880c..5053dfd9a 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/config.ini
@@ -122,7 +122,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/dist/m5/regression/test-progs/hello/bin/mips/linux/hello
+executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/mips/linux/hello
gid=100
input=cin
kvmInSE=false
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simerr b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simerr
index f56064f64..22fffb44f 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simerr
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simerr
@@ -7,4 +7,3 @@ warn: rounding error > tolerance
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
warn: Sockets disabled, not accepting gdb connections
warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
-warn: mmap failing: arguments not page-aligned: start 0x0 offset 0x7efefeff
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout
index 64fadbc16..735671e5f 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/simout
@@ -1,13 +1,15 @@
+Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby/simout
+Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jan 21 2016 14:17:41
-gem5 started Jan 21 2016 14:18:13
-gem5 executing on zizzer, pid 60577
-command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby -re /z/atgutier/gem5/gem5-commit/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby
+gem5 compiled Mar 14 2016 22:04:10
+gem5 started Mar 14 2016 22:06:34
+gem5 executing on phenom, pid 29860
+command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing-ruby
Global frequency set at 1000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Hello World!
-Exiting @ tick 100307 because target called exit()
+Exiting @ tick 100232 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
index 3ed561887..4c477fff4 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
@@ -1,94 +1,94 @@
---------- Begin Simulation Statistics ----------
sim_seconds 0.000100 # Number of seconds simulated
-sim_ticks 100307 # Number of ticks simulated
-final_tick 100307 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks 100232 # Number of ticks simulated
+final_tick 100232 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 28982 # Simulator instruction rate (inst/s)
-host_op_rate 28978 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 516775 # Simulator tick rate (ticks/s)
-host_mem_usage 393304 # Number of bytes of host memory used
-host_seconds 0.19 # Real time elapsed on the host
-sim_insts 5624 # Number of instructions simulated
-sim_ops 5624 # Number of ops (including micro ops) simulated
+host_inst_rate 20831 # Simulator instruction rate (inst/s)
+host_op_rate 20830 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 370097 # Simulator tick rate (ticks/s)
+host_mem_usage 389556 # Number of bytes of host memory used
+host_seconds 0.27 # Real time elapsed on the host
+sim_insts 5641 # Number of instructions simulated
+sim_ops 5641 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1 # Clock period in ticks
-system.mem_ctrls.bytes_read::ruby.dir_cntrl0 94080 # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total 94080 # Number of bytes read from this memory
-system.mem_ctrls.bytes_written::ruby.dir_cntrl0 93824 # Number of bytes written to this memory
-system.mem_ctrls.bytes_written::total 93824 # Number of bytes written to this memory
-system.mem_ctrls.num_reads::ruby.dir_cntrl0 1470 # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total 1470 # Number of read requests responded to by this memory
-system.mem_ctrls.num_writes::ruby.dir_cntrl0 1466 # Number of write requests responded to by this memory
-system.mem_ctrls.num_writes::total 1466 # Number of write requests responded to by this memory
-system.mem_ctrls.bw_read::ruby.dir_cntrl0 937920584 # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total 937920584 # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::ruby.dir_cntrl0 935368419 # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_write::total 935368419 # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::ruby.dir_cntrl0 1873289003 # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total 1873289003 # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.readReqs 1470 # Number of read requests accepted
-system.mem_ctrls.writeReqs 1466 # Number of write requests accepted
-system.mem_ctrls.readBursts 1470 # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts 1466 # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.bytesReadDRAM 58560 # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ 35520 # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten 59456 # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys 94080 # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys 93824 # Total written bytes from the system interface side
-system.mem_ctrls.servicedByWrQ 555 # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts 516 # Number of DRAM write bursts merged with an existing one
+system.mem_ctrls.bytes_read::ruby.dir_cntrl0 94208 # Number of bytes read from this memory
+system.mem_ctrls.bytes_read::total 94208 # Number of bytes read from this memory
+system.mem_ctrls.bytes_written::ruby.dir_cntrl0 93952 # Number of bytes written to this memory
+system.mem_ctrls.bytes_written::total 93952 # Number of bytes written to this memory
+system.mem_ctrls.num_reads::ruby.dir_cntrl0 1472 # Number of read requests responded to by this memory
+system.mem_ctrls.num_reads::total 1472 # Number of read requests responded to by this memory
+system.mem_ctrls.num_writes::ruby.dir_cntrl0 1468 # Number of write requests responded to by this memory
+system.mem_ctrls.num_writes::total 1468 # Number of write requests responded to by this memory
+system.mem_ctrls.bw_read::ruby.dir_cntrl0 939899433 # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.bw_read::total 939899433 # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.bw_write::ruby.dir_cntrl0 937345359 # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.bw_write::total 937345359 # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.bw_total::ruby.dir_cntrl0 1877244792 # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.bw_total::total 1877244792 # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.readReqs 1472 # Number of read requests accepted
+system.mem_ctrls.writeReqs 1468 # Number of write requests accepted
+system.mem_ctrls.readBursts 1472 # Number of DRAM read bursts, including those serviced by the write queue
+system.mem_ctrls.writeBursts 1468 # Number of DRAM write bursts, including those merged in the write queue
+system.mem_ctrls.bytesReadDRAM 58752 # Total number of bytes read from DRAM
+system.mem_ctrls.bytesReadWrQ 35456 # Total number of bytes read from write queue
+system.mem_ctrls.bytesWritten 60352 # Total number of bytes written to DRAM
+system.mem_ctrls.bytesReadSys 94208 # Total read bytes from the system interface side
+system.mem_ctrls.bytesWrittenSys 93952 # Total written bytes from the system interface side
+system.mem_ctrls.servicedByWrQ 554 # Number of DRAM read bursts serviced by the write queue
+system.mem_ctrls.mergedWrBursts 502 # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0 31 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::0 33 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3 0 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4 7 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5 3 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6 12 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7 84 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::6 13 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::7 81 # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8 66 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9 243 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10 97 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11 46 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12 113 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13 44 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14 160 # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15 9 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0 32 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::9 245 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::10 98 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::11 45 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::12 114 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::13 45 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::14 154 # Per bank write bursts
+system.mem_ctrls.perBankRdBursts::15 14 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::0 34 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4 7 # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5 3 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6 12 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7 83 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8 61 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9 239 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10 97 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11 47 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12 117 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13 44 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14 176 # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15 11 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::6 13 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::7 74 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::8 60 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::9 247 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::10 100 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::11 46 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::12 118 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::13 49 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::14 178 # Per bank write bursts
+system.mem_ctrls.perBankWrBursts::15 14 # Per bank write bursts
system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry
-system.mem_ctrls.totGap 100258 # Total gap between requests
+system.mem_ctrls.totGap 100183 # Total gap between requests
system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2)
system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6 1470 # Read request sizes (log2)
+system.mem_ctrls.readPktSize::6 1472 # Read request sizes (log2)
system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2)
system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6 1466 # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0 915 # What read queue length does an incoming req see
+system.mem_ctrls.writePktSize::6 1468 # Write request sizes (log2)
+system.mem_ctrls.rdQLenPdf::0 918 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2 0 # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see
@@ -135,25 +135,25 @@ system.mem_ctrls.wrQLenPdf::11 1 # Wh
system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15 6 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16 7 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17 54 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18 59 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19 61 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20 62 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21 59 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32 57 # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33 0 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::15 5 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::16 8 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::17 50 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::18 60 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::19 60 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::20 67 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::21 61 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::22 59 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::23 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::24 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::25 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::26 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::27 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::28 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::29 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::30 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::31 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::32 58 # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::33 1 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see
@@ -184,88 +184,88 @@ system.mem_ctrls.wrQLenPdf::60 0 # Wh
system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples 346 # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean 337.017341 # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean 221.831279 # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev 312.425842 # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127 75 21.68% 21.68% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255 111 32.08% 53.76% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383 54 15.61% 69.36% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511 22 6.36% 75.72% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639 14 4.05% 79.77% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767 16 4.62% 84.39% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895 11 3.18% 87.57% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023 8 2.31% 89.88% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151 35 10.12% 100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total 346 # Bytes accessed per row activation
-system.mem_ctrls.rdPerTurnAround::samples 57 # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean 15.982456 # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::gmean 15.826931 # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev 2.722205 # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::12-13 2 3.51% 3.51% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::14-15 25 43.86% 47.37% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::16-17 25 43.86% 91.23% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::18-19 4 7.02% 98.25% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::34-35 1 1.75% 100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total 57 # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples 57 # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean 16.298246 # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean 16.275827 # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev 0.905635 # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16 51 89.47% 89.47% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::18 2 3.51% 92.98% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::19 3 5.26% 98.25% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::20 1 1.75% 100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total 57 # Writes before turning the bus around for reads
-system.mem_ctrls.totQLat 12902 # Total ticks spent queuing
-system.mem_ctrls.totMemAccLat 30287 # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.totBusLat 4575 # Total ticks spent in databus transfers
-system.mem_ctrls.avgQLat 14.10 # Average queueing delay per DRAM burst
+system.mem_ctrls.bytesPerActivate::samples 336 # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::mean 348.571429 # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::gmean 224.382213 # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::stdev 328.447975 # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::0-127 77 22.92% 22.92% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::128-255 103 30.65% 53.57% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::256-383 48 14.29% 67.86% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::384-511 26 7.74% 75.60% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::512-639 11 3.27% 78.87% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::640-767 8 2.38% 81.25% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::768-895 13 3.87% 85.12% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::896-1023 7 2.08% 87.20% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::1024-1151 43 12.80% 100.00% # Bytes accessed per row activation
+system.mem_ctrls.bytesPerActivate::total 336 # Bytes accessed per row activation
+system.mem_ctrls.rdPerTurnAround::samples 58 # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::mean 15.706897 # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::gmean 15.549891 # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::stdev 2.720995 # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::12-13 5 8.62% 8.62% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::14-15 26 44.83% 53.45% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::16-17 25 43.10% 96.55% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::18-19 1 1.72% 98.28% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::34-35 1 1.72% 100.00% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::total 58 # Reads before turning the bus around for writes
+system.mem_ctrls.wrPerTurnAround::samples 58 # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::mean 16.258621 # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::gmean 16.240724 # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::stdev 0.806995 # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::16 52 89.66% 89.66% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::18 4 6.90% 96.55% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::19 1 1.72% 98.28% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::20 1 1.72% 100.00% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::total 58 # Writes before turning the bus around for reads
+system.mem_ctrls.totQLat 12638 # Total ticks spent queuing
+system.mem_ctrls.totMemAccLat 30080 # Total ticks spent from burst creation until serviced by the DRAM
+system.mem_ctrls.totBusLat 4590 # Total ticks spent in databus transfers
+system.mem_ctrls.avgQLat 13.77 # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat 33.10 # Average memory access latency per DRAM burst
-system.mem_ctrls.avgRdBW 583.81 # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW 592.74 # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys 937.92 # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys 935.37 # Average system write bandwidth in MiByte/s
+system.mem_ctrls.avgMemAccLat 32.77 # Average memory access latency per DRAM burst
+system.mem_ctrls.avgRdBW 586.16 # Average DRAM read bandwidth in MiByte/s
+system.mem_ctrls.avgWrBW 602.12 # Average achieved write bandwidth in MiByte/s
+system.mem_ctrls.avgRdBWSys 939.90 # Average system read bandwidth in MiByte/s
+system.mem_ctrls.avgWrBWSys 937.35 # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil 9.19 # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead 4.56 # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite 4.63 # Data bus utilization in percentage for writes
+system.mem_ctrls.busUtil 9.28 # Data bus utilization in percentage
+system.mem_ctrls.busUtilRead 4.58 # Data bus utilization in percentage for reads
+system.mem_ctrls.busUtilWrite 4.70 # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen 25.61 # Average write queue length when enqueuing
-system.mem_ctrls.readRowHits 627 # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits 865 # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate 68.52 # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate 91.05 # Row buffer hit rate for writes
-system.mem_ctrls.avgGap 34.15 # Average gap between requests
-system.mem_ctrls.pageHitRate 80.00 # Row buffer hit rate, read and write combined
-system.mem_ctrls_0.actEnergy 506520 # Energy for activate commands per rank (pJ)
-system.mem_ctrls_0.preEnergy 281400 # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_0.readEnergy 1497600 # Energy for read commands per rank (pJ)
-system.mem_ctrls_0.writeEnergy 1254528 # Energy for write commands per rank (pJ)
+system.mem_ctrls.avgWrQLen 25.54 # Average write queue length when enqueuing
+system.mem_ctrls.readRowHits 642 # Number of row buffer hits during reads
+system.mem_ctrls.writeRowHits 873 # Number of row buffer hits during writes
+system.mem_ctrls.readRowHitRate 69.93 # Row buffer hit rate for reads
+system.mem_ctrls.writeRowHitRate 90.37 # Row buffer hit rate for writes
+system.mem_ctrls.avgGap 34.08 # Average gap between requests
+system.mem_ctrls.pageHitRate 80.41 # Row buffer hit rate, read and write combined
+system.mem_ctrls_0.actEnergy 491400 # Energy for activate commands per rank (pJ)
+system.mem_ctrls_0.preEnergy 273000 # Energy for precharge commands per rank (pJ)
+system.mem_ctrls_0.readEnergy 1547520 # Energy for read commands per rank (pJ)
+system.mem_ctrls_0.writeEnergy 1099008 # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy 6102720 # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_0.actBackEnergy 47014056 # Energy for active background per rank (pJ)
-system.mem_ctrls_0.preBackEnergy 14974800 # Energy for precharge background per rank (pJ)
-system.mem_ctrls_0.totalEnergy 71631624 # Total energy per rank (pJ)
-system.mem_ctrls_0.averagePower 764.543654 # Core power per rank (mW)
-system.mem_ctrls_0.memoryStateTime::IDLE 25717 # Time in different power states
+system.mem_ctrls_0.actBackEnergy 55680336 # Energy for active background per rank (pJ)
+system.mem_ctrls_0.preBackEnergy 7372800 # Energy for precharge background per rank (pJ)
+system.mem_ctrls_0.totalEnergy 72566784 # Total energy per rank (pJ)
+system.mem_ctrls_0.averagePower 774.524869 # Core power per rank (mW)
+system.mem_ctrls_0.memoryStateTime::IDLE 11950 # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF 3120 # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.mem_ctrls_0.memoryStateTime::ACT 71078 # Time in different power states
+system.mem_ctrls_0.memoryStateTime::ACT 78690 # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.mem_ctrls_1.actEnergy 1950480 # Energy for activate commands per rank (pJ)
-system.mem_ctrls_1.preEnergy 1083600 # Energy for precharge commands per rank (pJ)
-system.mem_ctrls_1.readEnergy 9197760 # Energy for read commands per rank (pJ)
-system.mem_ctrls_1.writeEnergy 7713792 # Energy for write commands per rank (pJ)
+system.mem_ctrls_1.actEnergy 1882440 # Energy for activate commands per rank (pJ)
+system.mem_ctrls_1.preEnergy 1045800 # Energy for precharge commands per rank (pJ)
+system.mem_ctrls_1.readEnergy 9247680 # Energy for read commands per rank (pJ)
+system.mem_ctrls_1.writeEnergy 7993728 # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy 6102720 # Energy for refresh commands per rank (pJ)
-system.mem_ctrls_1.actBackEnergy 63796680 # Energy for active background per rank (pJ)
-system.mem_ctrls_1.preBackEnergy 253200 # Energy for precharge background per rank (pJ)
-system.mem_ctrls_1.totalEnergy 90098232 # Total energy per rank (pJ)
-system.mem_ctrls_1.averagePower 961.642744 # Core power per rank (mW)
-system.mem_ctrls_1.memoryStateTime::IDLE 100 # Time in different power states
+system.mem_ctrls_1.actBackEnergy 63740592 # Energy for active background per rank (pJ)
+system.mem_ctrls_1.preBackEnergy 302400 # Energy for precharge background per rank (pJ)
+system.mem_ctrls_1.totalEnergy 90315360 # Total energy per rank (pJ)
+system.mem_ctrls_1.averagePower 963.960210 # Core power per rank (mW)
+system.mem_ctrls_1.memoryStateTime::IDLE 182 # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF 3120 # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.mem_ctrls_1.memoryStateTime::ACT 90486 # Time in different power states
+system.mem_ctrls_1.memoryStateTime::ACT 90404 # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.clk_domain.clock 1 # Clock period in ticks
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -287,210 +287,210 @@ system.cpu.itb.hits 0 # DT
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 7 # Number of system calls
-system.cpu.numCycles 100307 # number of cpu cycles simulated
+system.cpu.numCycles 100232 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 5624 # Number of instructions committed
-system.cpu.committedOps 5624 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses
+system.cpu.committedInsts 5641 # Number of instructions committed
+system.cpu.committedOps 5641 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 4957 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses
-system.cpu.num_func_calls 190 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls
-system.cpu.num_int_insts 4944 # number of integer instructions
+system.cpu.num_func_calls 191 # number of times a function call or return occured
+system.cpu.num_conditional_control_insts 651 # number of instructions that are conditional controls
+system.cpu.num_int_insts 4957 # number of integer instructions
system.cpu.num_fp_insts 2 # number of float instructions
-system.cpu.num_int_register_reads 7054 # number of times the integer registers were read
-system.cpu.num_int_register_writes 3281 # number of times the integer registers were written
+system.cpu.num_int_register_reads 7072 # number of times the integer registers were read
+system.cpu.num_int_register_writes 3291 # number of times the integer registers were written
system.cpu.num_fp_register_reads 3 # number of times the floating registers were read
system.cpu.num_fp_register_writes 1 # number of times the floating registers were written
-system.cpu.num_mem_refs 2034 # number of memory refs
-system.cpu.num_load_insts 1132 # Number of load instructions
+system.cpu.num_mem_refs 2037 # number of memory refs
+system.cpu.num_load_insts 1135 # Number of load instructions
system.cpu.num_store_insts 902 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 100307 # Number of busy cycles
+system.cpu.num_busy_cycles 100232 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.Branches 883 # Number of branches fetched
-system.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction
-system.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction
-system.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction
-system.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction
-system.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction
-system.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction
+system.cpu.Branches 886 # Number of branches fetched
+system.cpu.op_class::No_OpClass 641 11.36% 11.36% # Class of executed instruction
+system.cpu.op_class::IntAlu 2960 52.46% 63.82% # Class of executed instruction
+system.cpu.op_class::IntMult 2 0.04% 63.86% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 63.86% # Class of executed instruction
+system.cpu.op_class::FloatAdd 2 0.04% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::MemRead 1135 20.12% 84.01% # Class of executed instruction
+system.cpu.op_class::MemWrite 902 15.99% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 5625 # Class of executed instruction
+system.cpu.op_class::total 5642 # Class of executed instruction
system.ruby.clk_domain.clock 1 # Clock period in ticks
system.ruby.delayHist::bucket_size 1 # delay histogram for all message
system.ruby.delayHist::max_bucket 9 # delay histogram for all message
-system.ruby.delayHist::samples 2936 # delay histogram for all message
-system.ruby.delayHist | 2936 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for all message
-system.ruby.delayHist::total 2936 # delay histogram for all message
+system.ruby.delayHist::samples 2940 # delay histogram for all message
+system.ruby.delayHist | 2940 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for all message
+system.ruby.delayHist::total 2940 # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size 1
system.ruby.outstanding_req_hist_seqr::max_bucket 9
-system.ruby.outstanding_req_hist_seqr::samples 7659
+system.ruby.outstanding_req_hist_seqr::samples 7679
system.ruby.outstanding_req_hist_seqr::mean 1
system.ruby.outstanding_req_hist_seqr::gmean 1
-system.ruby.outstanding_req_hist_seqr | 0 0.00% 0.00% | 7659 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.outstanding_req_hist_seqr::total 7659
+system.ruby.outstanding_req_hist_seqr | 0 0.00% 0.00% | 7679 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.outstanding_req_hist_seqr::total 7679
system.ruby.latency_hist_seqr::bucket_size 64
system.ruby.latency_hist_seqr::max_bucket 639
-system.ruby.latency_hist_seqr::samples 7658
-system.ruby.latency_hist_seqr::mean 12.098329
-system.ruby.latency_hist_seqr::gmean 2.138684
-system.ruby.latency_hist_seqr::stdev 27.490264
-system.ruby.latency_hist_seqr | 7348 95.95% 95.95% | 251 3.28% 99.23% | 42 0.55% 99.78% | 5 0.07% 99.84% | 10 0.13% 99.97% | 2 0.03% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.latency_hist_seqr::total 7658
+system.ruby.latency_hist_seqr::samples 7678
+system.ruby.latency_hist_seqr::mean 12.054441
+system.ruby.latency_hist_seqr::gmean 2.136034
+system.ruby.latency_hist_seqr::stdev 27.599754
+system.ruby.latency_hist_seqr | 7372 96.01% 96.01% | 253 3.30% 99.31% | 37 0.48% 99.79% | 4 0.05% 99.84% | 6 0.08% 99.92% | 5 0.07% 99.99% | 0 0.00% 99.99% | 1 0.01% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.latency_hist_seqr::total 7678
system.ruby.hit_latency_hist_seqr::bucket_size 1
system.ruby.hit_latency_hist_seqr::max_bucket 9
-system.ruby.hit_latency_hist_seqr::samples 6188
+system.ruby.hit_latency_hist_seqr::samples 6206
system.ruby.hit_latency_hist_seqr::mean 1
system.ruby.hit_latency_hist_seqr::gmean 1
-system.ruby.hit_latency_hist_seqr | 0 0.00% 0.00% | 6188 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.hit_latency_hist_seqr::total 6188
+system.ruby.hit_latency_hist_seqr | 0 0.00% 0.00% | 6206 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.hit_latency_hist_seqr::total 6206
system.ruby.miss_latency_hist_seqr::bucket_size 64
system.ruby.miss_latency_hist_seqr::max_bucket 639
-system.ruby.miss_latency_hist_seqr::samples 1470
-system.ruby.miss_latency_hist_seqr::mean 58.817007
-system.ruby.miss_latency_hist_seqr::gmean 52.469450
-system.ruby.miss_latency_hist_seqr::stdev 35.158300
-system.ruby.miss_latency_hist_seqr | 1160 78.91% 78.91% | 251 17.07% 95.99% | 42 2.86% 98.84% | 5 0.34% 99.18% | 10 0.68% 99.86% | 2 0.14% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.miss_latency_hist_seqr::total 1470
-system.ruby.Directory.incomplete_times_seqr 1469
-system.ruby.l1_cntrl0.cacheMemory.demand_hits 6188 # Number of cache demand hits
-system.ruby.l1_cntrl0.cacheMemory.demand_misses 1470 # Number of cache demand misses
-system.ruby.l1_cntrl0.cacheMemory.demand_accesses 7658 # Number of cache demand accesses
+system.ruby.miss_latency_hist_seqr::samples 1472
+system.ruby.miss_latency_hist_seqr::mean 58.660326
+system.ruby.miss_latency_hist_seqr::gmean 52.389786
+system.ruby.miss_latency_hist_seqr::stdev 35.865583
+system.ruby.miss_latency_hist_seqr | 1166 79.21% 79.21% | 253 17.19% 96.40% | 37 2.51% 98.91% | 4 0.27% 99.18% | 6 0.41% 99.59% | 5 0.34% 99.93% | 0 0.00% 99.93% | 1 0.07% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.miss_latency_hist_seqr::total 1472
+system.ruby.Directory.incomplete_times_seqr 1471
+system.ruby.l1_cntrl0.cacheMemory.demand_hits 6206 # Number of cache demand hits
+system.ruby.l1_cntrl0.cacheMemory.demand_misses 1472 # Number of cache demand misses
+system.ruby.l1_cntrl0.cacheMemory.demand_accesses 7678 # Number of cache demand accesses
system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks
-system.ruby.network.routers0.percent_links_utilized 7.317535
-system.ruby.network.routers0.msg_count.Control::2 1470
-system.ruby.network.routers0.msg_count.Data::2 1466
-system.ruby.network.routers0.msg_count.Response_Data::4 1470
-system.ruby.network.routers0.msg_count.Writeback_Control::3 1466
-system.ruby.network.routers0.msg_bytes.Control::2 11760
-system.ruby.network.routers0.msg_bytes.Data::2 105552
-system.ruby.network.routers0.msg_bytes.Response_Data::4 105840
-system.ruby.network.routers0.msg_bytes.Writeback_Control::3 11728
-system.ruby.network.routers1.percent_links_utilized 7.317535
-system.ruby.network.routers1.msg_count.Control::2 1470
-system.ruby.network.routers1.msg_count.Data::2 1466
-system.ruby.network.routers1.msg_count.Response_Data::4 1470
-system.ruby.network.routers1.msg_count.Writeback_Control::3 1466
-system.ruby.network.routers1.msg_bytes.Control::2 11760
-system.ruby.network.routers1.msg_bytes.Data::2 105552
-system.ruby.network.routers1.msg_bytes.Response_Data::4 105840
-system.ruby.network.routers1.msg_bytes.Writeback_Control::3 11728
-system.ruby.network.routers2.percent_links_utilized 7.317535
-system.ruby.network.routers2.msg_count.Control::2 1470
-system.ruby.network.routers2.msg_count.Data::2 1466
-system.ruby.network.routers2.msg_count.Response_Data::4 1470
-system.ruby.network.routers2.msg_count.Writeback_Control::3 1466
-system.ruby.network.routers2.msg_bytes.Control::2 11760
-system.ruby.network.routers2.msg_bytes.Data::2 105552
-system.ruby.network.routers2.msg_bytes.Response_Data::4 105840
-system.ruby.network.routers2.msg_bytes.Writeback_Control::3 11728
-system.ruby.network.msg_count.Control 4410
-system.ruby.network.msg_count.Data 4398
-system.ruby.network.msg_count.Response_Data 4410
-system.ruby.network.msg_count.Writeback_Control 4398
-system.ruby.network.msg_byte.Control 35280
-system.ruby.network.msg_byte.Data 316656
-system.ruby.network.msg_byte.Response_Data 317520
-system.ruby.network.msg_byte.Writeback_Control 35184
-system.ruby.network.routers0.throttle0.link_utilization 7.325511
-system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 1470
-system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 1466
-system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 105840
-system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 11728
-system.ruby.network.routers0.throttle1.link_utilization 7.309560
-system.ruby.network.routers0.throttle1.msg_count.Control::2 1470
-system.ruby.network.routers0.throttle1.msg_count.Data::2 1466
-system.ruby.network.routers0.throttle1.msg_bytes.Control::2 11760
-system.ruby.network.routers0.throttle1.msg_bytes.Data::2 105552
-system.ruby.network.routers1.throttle0.link_utilization 7.309560
-system.ruby.network.routers1.throttle0.msg_count.Control::2 1470
-system.ruby.network.routers1.throttle0.msg_count.Data::2 1466
-system.ruby.network.routers1.throttle0.msg_bytes.Control::2 11760
-system.ruby.network.routers1.throttle0.msg_bytes.Data::2 105552
-system.ruby.network.routers1.throttle1.link_utilization 7.325511
-system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 1470
-system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 1466
-system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 105840
-system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 11728
-system.ruby.network.routers2.throttle0.link_utilization 7.325511
-system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 1470
-system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 1466
-system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 105840
-system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 11728
-system.ruby.network.routers2.throttle1.link_utilization 7.309560
-system.ruby.network.routers2.throttle1.msg_count.Control::2 1470
-system.ruby.network.routers2.throttle1.msg_count.Data::2 1466
-system.ruby.network.routers2.throttle1.msg_bytes.Control::2 11760
-system.ruby.network.routers2.throttle1.msg_bytes.Data::2 105552
+system.ruby.network.routers0.percent_links_utilized 7.332987
+system.ruby.network.routers0.msg_count.Control::2 1472
+system.ruby.network.routers0.msg_count.Data::2 1468
+system.ruby.network.routers0.msg_count.Response_Data::4 1472
+system.ruby.network.routers0.msg_count.Writeback_Control::3 1468
+system.ruby.network.routers0.msg_bytes.Control::2 11776
+system.ruby.network.routers0.msg_bytes.Data::2 105696
+system.ruby.network.routers0.msg_bytes.Response_Data::4 105984
+system.ruby.network.routers0.msg_bytes.Writeback_Control::3 11744
+system.ruby.network.routers1.percent_links_utilized 7.332987
+system.ruby.network.routers1.msg_count.Control::2 1472
+system.ruby.network.routers1.msg_count.Data::2 1468
+system.ruby.network.routers1.msg_count.Response_Data::4 1472
+system.ruby.network.routers1.msg_count.Writeback_Control::3 1468
+system.ruby.network.routers1.msg_bytes.Control::2 11776
+system.ruby.network.routers1.msg_bytes.Data::2 105696
+system.ruby.network.routers1.msg_bytes.Response_Data::4 105984
+system.ruby.network.routers1.msg_bytes.Writeback_Control::3 11744
+system.ruby.network.routers2.percent_links_utilized 7.332987
+system.ruby.network.routers2.msg_count.Control::2 1472
+system.ruby.network.routers2.msg_count.Data::2 1468
+system.ruby.network.routers2.msg_count.Response_Data::4 1472
+system.ruby.network.routers2.msg_count.Writeback_Control::3 1468
+system.ruby.network.routers2.msg_bytes.Control::2 11776
+system.ruby.network.routers2.msg_bytes.Data::2 105696
+system.ruby.network.routers2.msg_bytes.Response_Data::4 105984
+system.ruby.network.routers2.msg_bytes.Writeback_Control::3 11744
+system.ruby.network.msg_count.Control 4416
+system.ruby.network.msg_count.Data 4404
+system.ruby.network.msg_count.Response_Data 4416
+system.ruby.network.msg_count.Writeback_Control 4404
+system.ruby.network.msg_byte.Control 35328
+system.ruby.network.msg_byte.Data 317088
+system.ruby.network.msg_byte.Response_Data 317952
+system.ruby.network.msg_byte.Writeback_Control 35232
+system.ruby.network.routers0.throttle0.link_utilization 7.340969
+system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 1472
+system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 1468
+system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 105984
+system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 11744
+system.ruby.network.routers0.throttle1.link_utilization 7.325006
+system.ruby.network.routers0.throttle1.msg_count.Control::2 1472
+system.ruby.network.routers0.throttle1.msg_count.Data::2 1468
+system.ruby.network.routers0.throttle1.msg_bytes.Control::2 11776
+system.ruby.network.routers0.throttle1.msg_bytes.Data::2 105696
+system.ruby.network.routers1.throttle0.link_utilization 7.325006
+system.ruby.network.routers1.throttle0.msg_count.Control::2 1472
+system.ruby.network.routers1.throttle0.msg_count.Data::2 1468
+system.ruby.network.routers1.throttle0.msg_bytes.Control::2 11776
+system.ruby.network.routers1.throttle0.msg_bytes.Data::2 105696
+system.ruby.network.routers1.throttle1.link_utilization 7.340969
+system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 1472
+system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 1468
+system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 105984
+system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 11744
+system.ruby.network.routers2.throttle0.link_utilization 7.340969
+system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 1472
+system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 1468
+system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 105984
+system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 11744
+system.ruby.network.routers2.throttle1.link_utilization 7.325006
+system.ruby.network.routers2.throttle1.msg_count.Control::2 1472
+system.ruby.network.routers2.throttle1.msg_count.Data::2 1468
+system.ruby.network.routers2.throttle1.msg_bytes.Control::2 11776
+system.ruby.network.routers2.throttle1.msg_bytes.Data::2 105696
system.ruby.delayVCHist.vnet_1::bucket_size 1 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket 9 # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::samples 1470 # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1 | 1470 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_1
-system.ruby.delayVCHist.vnet_1::total 1470 # delay histogram for vnet_1
+system.ruby.delayVCHist.vnet_1::samples 1472 # delay histogram for vnet_1
+system.ruby.delayVCHist.vnet_1 | 1472 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_1
+system.ruby.delayVCHist.vnet_1::total 1472 # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size 1 # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket 9 # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::samples 1466 # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2 | 1466 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_2
-system.ruby.delayVCHist.vnet_2::total 1466 # delay histogram for vnet_2
-system.ruby.LD.latency_hist_seqr::bucket_size 32
-system.ruby.LD.latency_hist_seqr::max_bucket 319
-system.ruby.LD.latency_hist_seqr::samples 1132
-system.ruby.LD.latency_hist_seqr::mean 33.356007
-system.ruby.LD.latency_hist_seqr::gmean 9.984943
-system.ruby.LD.latency_hist_seqr::stdev 37.413851
-system.ruby.LD.latency_hist_seqr | 465 41.08% 41.08% | 534 47.17% 88.25% | 104 9.19% 97.44% | 3 0.27% 97.70% | 10 0.88% 98.59% | 8 0.71% 99.29% | 4 0.35% 99.65% | 0 0.00% 99.65% | 0 0.00% 99.65% | 4 0.35% 100.00%
-system.ruby.LD.latency_hist_seqr::total 1132
+system.ruby.delayVCHist.vnet_2::samples 1468 # delay histogram for vnet_2
+system.ruby.delayVCHist.vnet_2 | 1468 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_2
+system.ruby.delayVCHist.vnet_2::total 1468 # delay histogram for vnet_2
+system.ruby.LD.latency_hist_seqr::bucket_size 64
+system.ruby.LD.latency_hist_seqr::max_bucket 639
+system.ruby.LD.latency_hist_seqr::samples 1135
+system.ruby.LD.latency_hist_seqr::mean 33.525991
+system.ruby.LD.latency_hist_seqr::gmean 10.018050
+system.ruby.LD.latency_hist_seqr::stdev 38.312060
+system.ruby.LD.latency_hist_seqr | 999 88.02% 88.02% | 116 10.22% 98.24% | 13 1.15% 99.38% | 0 0.00% 99.38% | 6 0.53% 99.91% | 1 0.09% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.LD.latency_hist_seqr::total 1135
system.ruby.LD.hit_latency_hist_seqr::bucket_size 1
system.ruby.LD.hit_latency_hist_seqr::max_bucket 9
-system.ruby.LD.hit_latency_hist_seqr::samples 465
+system.ruby.LD.hit_latency_hist_seqr::samples 466
system.ruby.LD.hit_latency_hist_seqr::mean 1
system.ruby.LD.hit_latency_hist_seqr::gmean 1
-system.ruby.LD.hit_latency_hist_seqr | 0 0.00% 0.00% | 465 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.LD.hit_latency_hist_seqr::total 465
-system.ruby.LD.miss_latency_hist_seqr::bucket_size 32
-system.ruby.LD.miss_latency_hist_seqr::max_bucket 319
-system.ruby.LD.miss_latency_hist_seqr::samples 667
-system.ruby.LD.miss_latency_hist_seqr::mean 55.913043
-system.ruby.LD.miss_latency_hist_seqr::gmean 49.663893
-system.ruby.LD.miss_latency_hist_seqr::stdev 33.713440
-system.ruby.LD.miss_latency_hist_seqr | 0 0.00% 0.00% | 534 80.06% 80.06% | 104 15.59% 95.65% | 3 0.45% 96.10% | 10 1.50% 97.60% | 8 1.20% 98.80% | 4 0.60% 99.40% | 0 0.00% 99.40% | 0 0.00% 99.40% | 4 0.60% 100.00%
-system.ruby.LD.miss_latency_hist_seqr::total 667
-system.ruby.ST.latency_hist_seqr::bucket_size 32
-system.ruby.ST.latency_hist_seqr::max_bucket 319
+system.ruby.LD.hit_latency_hist_seqr | 0 0.00% 0.00% | 466 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.LD.hit_latency_hist_seqr::total 466
+system.ruby.LD.miss_latency_hist_seqr::bucket_size 64
+system.ruby.LD.miss_latency_hist_seqr::max_bucket 639
+system.ruby.LD.miss_latency_hist_seqr::samples 669
+system.ruby.LD.miss_latency_hist_seqr::mean 56.182362
+system.ruby.LD.miss_latency_hist_seqr::gmean 49.875907
+system.ruby.LD.miss_latency_hist_seqr::stdev 35.208867
+system.ruby.LD.miss_latency_hist_seqr | 533 79.67% 79.67% | 116 17.34% 97.01% | 13 1.94% 98.95% | 0 0.00% 98.95% | 6 0.90% 99.85% | 1 0.15% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.LD.miss_latency_hist_seqr::total 669
+system.ruby.ST.latency_hist_seqr::bucket_size 64
+system.ruby.ST.latency_hist_seqr::max_bucket 639
system.ruby.ST.latency_hist_seqr::samples 901
-system.ruby.ST.latency_hist_seqr::mean 12.753607
-system.ruby.ST.latency_hist_seqr::gmean 2.500911
-system.ruby.ST.latency_hist_seqr::stdev 24.939066
-system.ruby.ST.latency_hist_seqr | 684 75.92% 75.92% | 184 20.42% 96.34% | 28 3.11% 99.45% | 1 0.11% 99.56% | 1 0.11% 99.67% | 2 0.22% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 1 0.11% 100.00% | 0 0.00% 100.00%
+system.ruby.ST.latency_hist_seqr::mean 13.069922
+system.ruby.ST.latency_hist_seqr::gmean 2.509564
+system.ruby.ST.latency_hist_seqr::stdev 28.093942
+system.ruby.ST.latency_hist_seqr | 870 96.56% 96.56% | 27 3.00% 99.56% | 3 0.33% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 1 0.11% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.latency_hist_seqr::total 901
system.ruby.ST.hit_latency_hist_seqr::bucket_size 1
system.ruby.ST.hit_latency_hist_seqr::max_bucket 9
@@ -499,45 +499,45 @@ system.ruby.ST.hit_latency_hist_seqr::mean 1
system.ruby.ST.hit_latency_hist_seqr::gmean 1
system.ruby.ST.hit_latency_hist_seqr | 0 0.00% 0.00% | 684 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.hit_latency_hist_seqr::total 684
-system.ruby.ST.miss_latency_hist_seqr::bucket_size 32
-system.ruby.ST.miss_latency_hist_seqr::max_bucket 319
+system.ruby.ST.miss_latency_hist_seqr::bucket_size 64
+system.ruby.ST.miss_latency_hist_seqr::max_bucket 639
system.ruby.ST.miss_latency_hist_seqr::samples 217
-system.ruby.ST.miss_latency_hist_seqr::mean 49.801843
-system.ruby.ST.miss_latency_hist_seqr::gmean 44.971096
-system.ruby.ST.miss_latency_hist_seqr::stdev 27.840525
-system.ruby.ST.miss_latency_hist_seqr | 0 0.00% 0.00% | 184 84.79% 84.79% | 28 12.90% 97.70% | 1 0.46% 98.16% | 1 0.46% 98.62% | 2 0.92% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 1 0.46% 100.00% | 0 0.00% 100.00%
+system.ruby.ST.miss_latency_hist_seqr::mean 51.115207
+system.ruby.ST.miss_latency_hist_seqr::gmean 45.620625
+system.ruby.ST.miss_latency_hist_seqr::stdev 37.056021
+system.ruby.ST.miss_latency_hist_seqr | 186 85.71% 85.71% | 27 12.44% 98.16% | 3 1.38% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 1 0.46% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.miss_latency_hist_seqr::total 217
system.ruby.IFETCH.latency_hist_seqr::bucket_size 64
system.ruby.IFETCH.latency_hist_seqr::max_bucket 639
-system.ruby.IFETCH.latency_hist_seqr::samples 5625
-system.ruby.IFETCH.latency_hist_seqr::mean 7.715378
-system.ruby.IFETCH.latency_hist_seqr::gmean 1.529642
-system.ruby.IFETCH.latency_hist_seqr::stdev 23.186705
-system.ruby.IFETCH.latency_hist_seqr | 5481 97.44% 97.44% | 115 2.04% 99.48% | 21 0.37% 99.86% | 1 0.02% 99.88% | 5 0.09% 99.96% | 2 0.04% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.IFETCH.latency_hist_seqr::total 5625
+system.ruby.IFETCH.latency_hist_seqr::samples 5642
+system.ruby.IFETCH.latency_hist_seqr::mean 7.572847
+system.ruby.IFETCH.latency_hist_seqr::gmean 1.525495
+system.ruby.IFETCH.latency_hist_seqr::stdev 22.420339
+system.ruby.IFETCH.latency_hist_seqr | 5503 97.54% 97.54% | 110 1.95% 99.49% | 21 0.37% 99.86% | 4 0.07% 99.93% | 0 0.00% 99.93% | 4 0.07% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.IFETCH.latency_hist_seqr::total 5642
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 1
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 9
-system.ruby.IFETCH.hit_latency_hist_seqr::samples 5039
+system.ruby.IFETCH.hit_latency_hist_seqr::samples 5056
system.ruby.IFETCH.hit_latency_hist_seqr::mean 1
system.ruby.IFETCH.hit_latency_hist_seqr::gmean 1
-system.ruby.IFETCH.hit_latency_hist_seqr | 0 0.00% 0.00% | 5039 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.IFETCH.hit_latency_hist_seqr::total 5039
+system.ruby.IFETCH.hit_latency_hist_seqr | 0 0.00% 0.00% | 5056 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.IFETCH.hit_latency_hist_seqr::total 5056
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 64
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 639
system.ruby.IFETCH.miss_latency_hist_seqr::samples 586
-system.ruby.IFETCH.miss_latency_hist_seqr::mean 65.460751
-system.ruby.IFETCH.miss_latency_hist_seqr::gmean 59.138692
-system.ruby.IFETCH.miss_latency_hist_seqr::stdev 37.945521
-system.ruby.IFETCH.miss_latency_hist_seqr | 442 75.43% 75.43% | 115 19.62% 95.05% | 21 3.58% 98.63% | 1 0.17% 98.81% | 5 0.85% 99.66% | 2 0.34% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.IFETCH.miss_latency_hist_seqr::mean 64.283276
+system.ruby.IFETCH.miss_latency_hist_seqr::gmean 58.328027
+system.ruby.IFETCH.miss_latency_hist_seqr::stdev 35.386051
+system.ruby.IFETCH.miss_latency_hist_seqr | 447 76.28% 76.28% | 110 18.77% 95.05% | 21 3.58% 98.63% | 4 0.68% 99.32% | 0 0.00% 99.32% | 4 0.68% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total 586
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size 64
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket 639
-system.ruby.Directory.miss_mach_latency_hist_seqr::samples 1470
-system.ruby.Directory.miss_mach_latency_hist_seqr::mean 58.817007
-system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 52.469450
-system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 35.158300
-system.ruby.Directory.miss_mach_latency_hist_seqr | 1160 78.91% 78.91% | 251 17.07% 95.99% | 42 2.86% 98.84% | 5 0.34% 99.18% | 10 0.68% 99.86% | 2 0.14% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
-system.ruby.Directory.miss_mach_latency_hist_seqr::total 1470
+system.ruby.Directory.miss_mach_latency_hist_seqr::samples 1472
+system.ruby.Directory.miss_mach_latency_hist_seqr::mean 58.660326
+system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 52.389786
+system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 35.865583
+system.ruby.Directory.miss_mach_latency_hist_seqr | 1166 79.21% 79.21% | 253 17.19% 96.40% | 37 2.51% 98.91% | 4 0.27% 99.18% | 6 0.41% 99.59% | 5 0.34% 99.93% | 0 0.00% 99.93% | 1 0.07% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.Directory.miss_mach_latency_hist_seqr::total 1472
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size 1
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket 9
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples 1
@@ -564,53 +564,53 @@ system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev nan
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 1 100.00% 100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total 1
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 667
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 55.913043
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 49.663893
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 33.713440
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 534 80.06% 80.06% | 104 15.59% 95.65% | 3 0.45% 96.10% | 10 1.50% 97.60% | 8 1.20% 98.80% | 4 0.60% 99.40% | 0 0.00% 99.40% | 0 0.00% 99.40% | 4 0.60% 100.00%
-system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 667
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 32
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 319
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 64
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 639
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 669
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 56.182362
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 49.875907
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 35.208867
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr | 533 79.67% 79.67% | 116 17.34% 97.01% | 13 1.94% 98.95% | 0 0.00% 98.95% | 6 0.90% 99.85% | 1 0.15% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 669
+system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 64
+system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 639
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples 217
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 49.801843
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 44.971096
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 27.840525
-system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr | 0 0.00% 0.00% | 184 84.79% 84.79% | 28 12.90% 97.70% | 1 0.46% 98.16% | 1 0.46% 98.62% | 2 0.92% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 1 0.46% 100.00% | 0 0.00% 100.00%
+system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 51.115207
+system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 45.620625
+system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 37.056021
+system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr | 186 85.71% 85.71% | 27 12.44% 98.16% | 3 1.38% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 1 0.46% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total 217
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size 64
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket 639
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples 586
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 65.460751
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 59.138692
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 37.945521
-system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr | 442 75.43% 75.43% | 115 19.62% 95.05% | 21 3.58% 98.63% | 1 0.17% 98.81% | 5 0.85% 99.66% | 2 0.34% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
+system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 64.283276
+system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 58.328027
+system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 35.386051
+system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr | 447 76.28% 76.28% | 110 18.77% 95.05% | 21 3.58% 98.63% | 4 0.68% 99.32% | 0 0.00% 99.32% | 4 0.68% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total 586
-system.ruby.Directory_Controller.GETX 1470 0.00% 0.00%
-system.ruby.Directory_Controller.PUTX 1466 0.00% 0.00%
-system.ruby.Directory_Controller.Memory_Data 1470 0.00% 0.00%
-system.ruby.Directory_Controller.Memory_Ack 1466 0.00% 0.00%
-system.ruby.Directory_Controller.I.GETX 1470 0.00% 0.00%
-system.ruby.Directory_Controller.M.PUTX 1466 0.00% 0.00%
-system.ruby.Directory_Controller.IM.Memory_Data 1470 0.00% 0.00%
-system.ruby.Directory_Controller.MI.Memory_Ack 1466 0.00% 0.00%
-system.ruby.L1Cache_Controller.Load 1132 0.00% 0.00%
-system.ruby.L1Cache_Controller.Ifetch 5625 0.00% 0.00%
+system.ruby.Directory_Controller.GETX 1472 0.00% 0.00%
+system.ruby.Directory_Controller.PUTX 1468 0.00% 0.00%
+system.ruby.Directory_Controller.Memory_Data 1472 0.00% 0.00%
+system.ruby.Directory_Controller.Memory_Ack 1468 0.00% 0.00%
+system.ruby.Directory_Controller.I.GETX 1472 0.00% 0.00%
+system.ruby.Directory_Controller.M.PUTX 1468 0.00% 0.00%
+system.ruby.Directory_Controller.IM.Memory_Data 1472 0.00% 0.00%
+system.ruby.Directory_Controller.MI.Memory_Ack 1468 0.00% 0.00%
+system.ruby.L1Cache_Controller.Load 1135 0.00% 0.00%
+system.ruby.L1Cache_Controller.Ifetch 5642 0.00% 0.00%
system.ruby.L1Cache_Controller.Store 901 0.00% 0.00%
-system.ruby.L1Cache_Controller.Data 1470 0.00% 0.00%
-system.ruby.L1Cache_Controller.Replacement 1466 0.00% 0.00%
-system.ruby.L1Cache_Controller.Writeback_Ack 1466 0.00% 0.00%
-system.ruby.L1Cache_Controller.I.Load 667 0.00% 0.00%
+system.ruby.L1Cache_Controller.Data 1472 0.00% 0.00%
+system.ruby.L1Cache_Controller.Replacement 1468 0.00% 0.00%
+system.ruby.L1Cache_Controller.Writeback_Ack 1468 0.00% 0.00%
+system.ruby.L1Cache_Controller.I.Load 669 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Ifetch 586 0.00% 0.00%
system.ruby.L1Cache_Controller.I.Store 217 0.00% 0.00%
-system.ruby.L1Cache_Controller.M.Load 465 0.00% 0.00%
-system.ruby.L1Cache_Controller.M.Ifetch 5039 0.00% 0.00%
+system.ruby.L1Cache_Controller.M.Load 466 0.00% 0.00%
+system.ruby.L1Cache_Controller.M.Ifetch 5056 0.00% 0.00%
system.ruby.L1Cache_Controller.M.Store 684 0.00% 0.00%
-system.ruby.L1Cache_Controller.M.Replacement 1466 0.00% 0.00%
-system.ruby.L1Cache_Controller.MI.Writeback_Ack 1466 0.00% 0.00%
-system.ruby.L1Cache_Controller.IS.Data 1253 0.00% 0.00%
+system.ruby.L1Cache_Controller.M.Replacement 1468 0.00% 0.00%
+system.ruby.L1Cache_Controller.MI.Writeback_Ack 1468 0.00% 0.00%
+system.ruby.L1Cache_Controller.IS.Data 1255 0.00% 0.00%
system.ruby.L1Cache_Controller.IM.Data 217 0.00% 0.00%
---------- End Simulation Statistics ----------
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini
index af5da1786..d2fab27ec 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini
@@ -88,7 +88,6 @@ clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
-forward_snoops=true
hit_latency=2
is_read_only=false
max_miss_count=0
@@ -130,7 +129,6 @@ clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
-forward_snoops=true
hit_latency=2
is_read_only=true
max_miss_count=0
@@ -183,7 +181,6 @@ clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
demand_mshr_reserve=1
eventq_index=0
-forward_snoops=true
hit_latency=20
is_read_only=false
max_miss_count=0
@@ -218,6 +215,7 @@ clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
+point_of_coherency=false
response_latency=1
snoop_filter=system.cpu.toL2Bus.snoop_filter
snoop_response_latency=1
@@ -248,7 +246,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/dist/m5/regression/test-progs/hello/bin/mips/linux/hello
+executable=/home/stever/hg/m5sim.org/gem5/tests/test-progs/hello/bin/mips/linux/hello
gid=100
input=cin
kvmInSE=false
@@ -283,6 +281,7 @@ clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
+point_of_coherency=true
response_latency=2
snoop_filter=Null
snoop_response_latency=4
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simerr b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simerr
index 0f553ea6b..1a4f96712 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simerr
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simerr
@@ -1,2 +1 @@
warn: Sockets disabled, not accepting gdb connections
-warn: mmap failing: arguments not page-aligned: start 0x0 offset 0x7efefeff
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout
index 349ff71a4..c38df8b63 100755
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout
@@ -1,13 +1,15 @@
+Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing/simout
+Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jan 21 2016 14:17:41
-gem5 started Jan 21 2016 14:18:13
-gem5 executing on zizzer, pid 60580
-command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing -re /z/atgutier/gem5/gem5-commit/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing
+gem5 compiled Mar 14 2016 22:04:10
+gem5 started Mar 14 2016 22:06:34
+gem5 executing on phenom, pid 29861
+command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
Hello World!
-Exiting @ tick 33912500 because target called exit()
+Exiting @ tick 33932500 because target called exit()
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt
index be6c762f8..dc14a2b12 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt
@@ -1,16 +1,16 @@
---------- Begin Simulation Statistics ----------
sim_seconds 0.000034 # Number of seconds simulated
-sim_ticks 33912500 # Number of ticks simulated
-final_tick 33912500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks 33932500 # Number of ticks simulated
+final_tick 33932500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 109628 # Simulator instruction rate (inst/s)
-host_op_rate 109584 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 660533411 # Simulator tick rate (ticks/s)
-host_mem_usage 228304 # Number of bytes of host memory used
-host_seconds 0.05 # Real time elapsed on the host
-sim_insts 5624 # Number of instructions simulated
-sim_ops 5624 # Number of ops (including micro ops) simulated
+host_inst_rate 42153 # Simulator instruction rate (inst/s)
+host_op_rate 42149 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 253513577 # Simulator tick rate (ticks/s)
+host_mem_usage 224784 # Number of bytes of host memory used
+host_seconds 0.13 # Real time elapsed on the host
+sim_insts 5641 # Number of instructions simulated
+sim_ops 5641 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 18752 # Number of bytes read from this memory
@@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 18752 # Nu
system.physmem.num_reads::cpu.inst 293 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 137 # Number of read requests responded to by this memory
system.physmem.num_reads::total 430 # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst 552952451 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 258547733 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 811500184 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 552952451 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 552952451 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 552952451 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 258547733 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 811500184 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 552626538 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 258395344 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 811021882 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 552626538 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 552626538 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 552626538 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 258395344 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 811021882 # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
@@ -49,87 +49,87 @@ system.cpu.itb.hits 0 # DT
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 7 # Number of system calls
-system.cpu.numCycles 67825 # number of cpu cycles simulated
+system.cpu.numCycles 67865 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 5624 # Number of instructions committed
-system.cpu.committedOps 5624 # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses 4944 # Number of integer alu accesses
+system.cpu.committedInsts 5641 # Number of instructions committed
+system.cpu.committedOps 5641 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 4957 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses
-system.cpu.num_func_calls 190 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 649 # number of instructions that are conditional controls
-system.cpu.num_int_insts 4944 # number of integer instructions
+system.cpu.num_func_calls 191 # number of times a function call or return occured
+system.cpu.num_conditional_control_insts 651 # number of instructions that are conditional controls
+system.cpu.num_int_insts 4957 # number of integer instructions
system.cpu.num_fp_insts 2 # number of float instructions
-system.cpu.num_int_register_reads 7054 # number of times the integer registers were read
-system.cpu.num_int_register_writes 3281 # number of times the integer registers were written
+system.cpu.num_int_register_reads 7072 # number of times the integer registers were read
+system.cpu.num_int_register_writes 3291 # number of times the integer registers were written
system.cpu.num_fp_register_reads 3 # number of times the floating registers were read
system.cpu.num_fp_register_writes 1 # number of times the floating registers were written
-system.cpu.num_mem_refs 2034 # number of memory refs
-system.cpu.num_load_insts 1132 # Number of load instructions
+system.cpu.num_mem_refs 2037 # number of memory refs
+system.cpu.num_load_insts 1135 # Number of load instructions
system.cpu.num_store_insts 902 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 67825 # Number of busy cycles
+system.cpu.num_busy_cycles 67865 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.Branches 883 # Number of branches fetched
-system.cpu.op_class::No_OpClass 637 11.32% 11.32% # Class of executed instruction
-system.cpu.op_class::IntAlu 2950 52.44% 63.77% # Class of executed instruction
-system.cpu.op_class::IntMult 2 0.04% 63.80% # Class of executed instruction
-system.cpu.op_class::IntDiv 0 0.00% 63.80% # Class of executed instruction
-system.cpu.op_class::FloatAdd 2 0.04% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::FloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShift 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.84% # Class of executed instruction
-system.cpu.op_class::MemRead 1132 20.12% 83.96% # Class of executed instruction
-system.cpu.op_class::MemWrite 902 16.04% 100.00% # Class of executed instruction
+system.cpu.Branches 886 # Number of branches fetched
+system.cpu.op_class::No_OpClass 641 11.36% 11.36% # Class of executed instruction
+system.cpu.op_class::IntAlu 2960 52.46% 63.82% # Class of executed instruction
+system.cpu.op_class::IntMult 2 0.04% 63.86% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 63.86% # Class of executed instruction
+system.cpu.op_class::FloatAdd 2 0.04% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.90% # Class of executed instruction
+system.cpu.op_class::MemRead 1135 20.12% 84.01% # Class of executed instruction
+system.cpu.op_class::MemWrite 902 15.99% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 5625 # Class of executed instruction
+system.cpu.op_class::total 5642 # Class of executed instruction
system.cpu.dcache.tags.replacements 0 # number of replacements
-system.cpu.dcache.tags.tagsinuse 86.067027 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 1896 # Total number of references to valid blocks.
+system.cpu.dcache.tags.tagsinuse 86.030444 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 1899 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 137 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 13.839416 # Average number of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 13.861314 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 86.067027 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.021012 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.021012 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_blocks::cpu.data 86.030444 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.021004 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.021004 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 137 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 115 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 0.033447 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 4203 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 4203 # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data 1045 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 1045 # number of ReadReq hits
+system.cpu.dcache.tags.tag_accesses 4209 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 4209 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 1048 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 1048 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 851 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 851 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 1896 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 1896 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 1896 # number of overall hits
-system.cpu.dcache.overall_hits::total 1896 # number of overall hits
+system.cpu.dcache.demand_hits::cpu.data 1899 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 1899 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 1899 # number of overall hits
+system.cpu.dcache.overall_hits::total 1899 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 87 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 87 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 50 # number of WriteReq misses
@@ -146,22 +146,22 @@ system.cpu.dcache.demand_miss_latency::cpu.data 8494000
system.cpu.dcache.demand_miss_latency::total 8494000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 8494000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 8494000 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 1132 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 1132 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::cpu.data 1135 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 1135 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 2033 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 2033 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 2033 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 2033 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076855 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.076855 # miss rate for ReadReq accesses
+system.cpu.dcache.demand_accesses::cpu.data 2036 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 2036 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 2036 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 2036 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076652 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.076652 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.055494 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.055494 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.067388 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.067388 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.067388 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.067388 # miss rate for overall accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.067289 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.067289 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.067289 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.067289 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62000 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62000 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62000 # average WriteReq miss latency
@@ -194,14 +194,14 @@ system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8357000
system.cpu.dcache.demand_mshr_miss_latency::total 8357000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8357000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8357000 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076855 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076855 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076652 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076652 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.067388 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067388 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.067388 # mshr miss rate for overall accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.067289 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.067289 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.067289 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.067289 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61000 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61000 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61000 # average WriteReq mshr miss latency
@@ -212,26 +212,26 @@ system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61000
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61000 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 13 # number of replacements
-system.cpu.icache.tags.tagsinuse 129.022312 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 5331 # Total number of references to valid blocks.
+system.cpu.icache.tags.tagsinuse 128.953338 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 5348 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 295 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 18.071186 # Average number of references to valid blocks.
+system.cpu.icache.tags.avg_refs 18.128814 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 129.022312 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.062999 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.062999 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_blocks::cpu.inst 128.953338 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.062965 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.062965 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 282 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 177 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.137695 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 11547 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 11547 # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst 5331 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 5331 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 5331 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 5331 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 5331 # number of overall hits
-system.cpu.icache.overall_hits::total 5331 # number of overall hits
+system.cpu.icache.tags.tag_accesses 11581 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 11581 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 5348 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 5348 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 5348 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 5348 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 5348 # number of overall hits
+system.cpu.icache.overall_hits::total 5348 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 295 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 295 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 295 # number of demand (read+write) misses
@@ -244,18 +244,18 @@ system.cpu.icache.demand_miss_latency::cpu.inst 18192500
system.cpu.icache.demand_miss_latency::total 18192500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 18192500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 18192500 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 5626 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 5626 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 5626 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 5626 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 5626 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 5626 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052435 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.052435 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.052435 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.052435 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.052435 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.052435 # miss rate for overall accesses
+system.cpu.icache.ReadReq_accesses::cpu.inst 5643 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 5643 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 5643 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 5643 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 5643 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 5643 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052277 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.052277 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.052277 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.052277 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.052277 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.052277 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61669.491525 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61669.491525 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 61669.491525 # average overall miss latency
@@ -284,12 +284,12 @@ system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17897500
system.cpu.icache.demand_mshr_miss_latency::total 17897500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17897500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 17897500 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052435 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.052435 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052435 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.052435 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052435 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.052435 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052277 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.052277 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052277 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.052277 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052277 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.052277 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60669.491525 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60669.491525 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60669.491525 # average overall mshr miss latency
@@ -298,16 +298,16 @@ system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60669.491525
system.cpu.icache.overall_avg_mshr_miss_latency::total 60669.491525 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 183.581605 # Cycle average of tags in use
+system.cpu.l2cache.tags.tagsinuse 183.490494 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 15 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 380 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 0.039474 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 130.156658 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 53.424948 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003972 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 130.087016 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 53.403478 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003970 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.001630 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.005602 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.005600 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 380 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 125 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 255 # Occupied blocks per task id