summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2013-06-10 06:46:20 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2013-06-10 06:46:20 -0500
commit247e4e9ab41bafcfcbde725bb40e6a7b5628f1de (patch)
treeb4312f540772ef437b5b962cc1fff4bb54d90ce4 /tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
parentd32ee94231251b8d07bb811142f6759f8655962b (diff)
downloadgem5-247e4e9ab41bafcfcbde725bb40e6a7b5628f1de.tar.xz
stats: updates due to changes to ruby
Ruby's controller statistics have been mostly moved to stats.txt now. Plus stats.txt for solaris/t1000-simple-atomic and arm/20.parser are also being updated.
Diffstat (limited to 'tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt49
1 files changed, 44 insertions, 5 deletions
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
index db0163c4d..da9d2213e 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
@@ -4,16 +4,31 @@ sim_seconds 0.000122 # Nu
sim_ticks 121759 # Number of ticks simulated
final_tick 121759 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 32232 # Simulator instruction rate (inst/s)
-host_op_rate 58383 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 729156 # Simulator tick rate (ticks/s)
-host_mem_usage 170120 # Number of bytes of host memory used
-host_seconds 0.17 # Real time elapsed on the host
+host_inst_rate 37945 # Simulator instruction rate (inst/s)
+host_op_rate 68729 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 858310 # Simulator tick rate (ticks/s)
+host_mem_usage 162016 # Number of bytes of host memory used
+host_seconds 0.14 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated
system.ruby.l1_cntrl0.cacheMemory.demand_hits 7475 # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses 1377 # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses 8852 # Number of cache demand accesses
+system.ruby.dir_cntrl0.memBuffer.memReq 2750 # Total number of memory requests
+system.ruby.dir_cntrl0.memBuffer.memRead 1377 # Number of memory reads
+system.ruby.dir_cntrl0.memBuffer.memWrite 1373 # Number of memory writes
+system.ruby.dir_cntrl0.memBuffer.memRefresh 846 # Number of memory refreshes
+system.ruby.dir_cntrl0.memBuffer.memWaitCycles 1965 # Delay stalled at the head of the bank queue
+system.ruby.dir_cntrl0.memBuffer.memBankQ 3 # Delay behind the head of the bank queue
+system.ruby.dir_cntrl0.memBuffer.totalStalls 1968 # Total number of stall cycles
+system.ruby.dir_cntrl0.memBuffer.stallsPerReq 0.715636 # Expected number of stall cycles per request
+system.ruby.dir_cntrl0.memBuffer.memBankBusy 823 # memory stalls due to busy bank
+system.ruby.dir_cntrl0.memBuffer.memBusBusy 1044 # memory stalls due to busy bus
+system.ruby.dir_cntrl0.memBuffer.memReadWriteBusy 33 # memory stalls due to read write turnaround
+system.ruby.dir_cntrl0.memBuffer.memArbWait 65 # memory stalls due to arbitration
+system.ruby.dir_cntrl0.memBuffer.memBankCount | 160 5.82% 5.82% | 144 5.24% 11.05% | 210 7.64% 18.69% | 146 5.31% 24.00% | 196 7.13% 31.13% | 96 3.49% 34.62% | 66 2.40% 37.02% | 38 1.38% 38.40% | 22 0.80% 39.20% | 20 0.73% 39.93% | 184 6.69% 46.62% | 297 10.80% 57.42% | 71 2.58% 60.00% | 124 4.51% 64.51% | 60 2.18% 66.69% | 18 0.65% 67.35% | 84 3.05% 70.40% | 6 0.22% 70.62% | 8 0.29% 70.91% | 14 0.51% 71.42% | 92 3.35% 74.76% | 56 2.04% 76.80% | 14 0.51% 77.31% | 60 2.18% 79.49% | 34 1.24% 80.73% | 58 2.11% 82.84% | 84 3.05% 85.89% | 66 2.40% 88.29% | 42 1.53% 89.82% | 122 4.44% 94.25% | 104 3.78% 98.04% | 54 1.96% 100.00% # Number of accesses per bank
+system.ruby.dir_cntrl0.memBuffer.memBankCount::total 2750 # Number of accesses per bank
+
system.cpu.workload.num_syscalls 11 # Number of system calls
system.cpu.numCycles 121759 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -37,5 +52,29 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 121759 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.ruby.l1_cntrl0.Load 1045 0.00% 0.00%
+system.ruby.l1_cntrl0.Ifetch 6864 0.00% 0.00%
+system.ruby.l1_cntrl0.Store 943 0.00% 0.00%
+system.ruby.l1_cntrl0.Data 1377 0.00% 0.00%
+system.ruby.l1_cntrl0.Replacement 1373 0.00% 0.00%
+system.ruby.l1_cntrl0.Writeback_Ack 1373 0.00% 0.00%
+system.ruby.l1_cntrl0.I.Load 499 0.00% 0.00%
+system.ruby.l1_cntrl0.I.Ifetch 623 0.00% 0.00%
+system.ruby.l1_cntrl0.I.Store 255 0.00% 0.00%
+system.ruby.l1_cntrl0.M.Load 546 0.00% 0.00%
+system.ruby.l1_cntrl0.M.Ifetch 6241 0.00% 0.00%
+system.ruby.l1_cntrl0.M.Store 688 0.00% 0.00%
+system.ruby.l1_cntrl0.M.Replacement 1373 0.00% 0.00%
+system.ruby.l1_cntrl0.MI.Writeback_Ack 1373 0.00% 0.00%
+system.ruby.l1_cntrl0.IS.Data 1122 0.00% 0.00%
+system.ruby.l1_cntrl0.IM.Data 255 0.00% 0.00%
+system.ruby.dir_cntrl0.GETX 1377 0.00% 0.00%
+system.ruby.dir_cntrl0.PUTX 1373 0.00% 0.00%
+system.ruby.dir_cntrl0.Memory_Data 1377 0.00% 0.00%
+system.ruby.dir_cntrl0.Memory_Ack 1373 0.00% 0.00%
+system.ruby.dir_cntrl0.I.GETX 1377 0.00% 0.00%
+system.ruby.dir_cntrl0.M.PUTX 1373 0.00% 0.00%
+system.ruby.dir_cntrl0.IM.Memory_Data 1377 0.00% 0.00%
+system.ruby.dir_cntrl0.MI.Memory_Ack 1373 0.00% 0.00%
---------- End Simulation Statistics ----------