summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/x86
diff options
context:
space:
mode:
authorCurtis Dunham <Curtis.Dunham@arm.com>2016-05-31 11:07:18 +0100
committerCurtis Dunham <Curtis.Dunham@arm.com>2016-05-31 11:07:18 +0100
commit62b6ff22ec1f90014b1d0fc778014bdb38cc09ce (patch)
tree8dc7be3b13f98b2f6d082dc7424335d9ddfe764d /tests/quick/se/00.hello/ref/x86
parent71a02f624e9c406ad37a1ed7030f98a36da6e59f (diff)
downloadgem5-62b6ff22ec1f90014b1d0fc778014bdb38cc09ce.tar.xz
stats: update for snoop filter tweak
--HG-- extra : source : 2323557eb4f4866fa1ea1575a9f5969e0022adc1
Diffstat (limited to 'tests/quick/se/00.hello/ref/x86')
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt10
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt10
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt10
-rw-r--r--tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt8
4 files changed, 19 insertions, 19 deletions
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
index 3c1544f1d..4713d8f7c 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000021 # Nu
sim_ticks 21273500 # Number of ticks simulated
final_tick 21273500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 70008 # Simulator instruction rate (inst/s)
-host_op_rate 126817 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 276755373 # Simulator tick rate (ticks/s)
-host_mem_usage 271684 # Number of bytes of host memory used
-host_seconds 0.08 # Real time elapsed on the host
+host_inst_rate 54566 # Simulator instruction rate (inst/s)
+host_op_rate 98846 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 215714601 # Simulator tick rate (ticks/s)
+host_mem_usage 266040 # Number of bytes of host memory used
+host_seconds 0.10 # Real time elapsed on the host
sim_insts 5380 # Number of instructions simulated
sim_ops 9747 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
index c4292eb87..dcd77e088 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000006 # Nu
sim_ticks 5615000 # Number of ticks simulated
final_tick 5615000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 26569 # Simulator instruction rate (inst/s)
-host_op_rate 48126 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 27718570 # Simulator tick rate (ticks/s)
-host_mem_usage 237032 # Number of bytes of host memory used
-host_seconds 0.20 # Real time elapsed on the host
+host_inst_rate 380560 # Simulator instruction rate (inst/s)
+host_op_rate 688269 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 395838528 # Simulator tick rate (ticks/s)
+host_mem_usage 254256 # Number of bytes of host memory used
+host_seconds 0.01 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
index 06e819e18..bf06f8c45 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000088 # Nu
sim_ticks 87948 # Number of ticks simulated
final_tick 87948 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 28860 # Simulator instruction rate (inst/s)
-host_op_rate 52275 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 471584 # Simulator tick rate (ticks/s)
-host_mem_usage 411784 # Number of bytes of host memory used
-host_seconds 0.19 # Real time elapsed on the host
+host_inst_rate 77426 # Simulator instruction rate (inst/s)
+host_op_rate 140230 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1264887 # Simulator tick rate (ticks/s)
+host_mem_usage 428592 # Number of bytes of host memory used
+host_seconds 0.07 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
index b345a9c01..0e6d74be3 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds 0.000031 # Nu
sim_ticks 30886500 # Number of ticks simulated
final_tick 30886500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 235920 # Simulator instruction rate (inst/s)
-host_op_rate 427054 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1352150005 # Simulator tick rate (ticks/s)
-host_mem_usage 266824 # Number of bytes of host memory used
+host_inst_rate 324268 # Simulator instruction rate (inst/s)
+host_op_rate 586988 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1858658321 # Simulator tick rate (ticks/s)
+host_mem_usage 262968 # Number of bytes of host memory used
host_seconds 0.02 # Real time elapsed on the host
sim_insts 5381 # Number of instructions simulated
sim_ops 9748 # Number of ops (including micro ops) simulated