summaryrefslogtreecommitdiff
path: root/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr
diff options
context:
space:
mode:
authorAndreas Sandberg <andreas.sandberg@arm.com>2015-10-05 13:13:23 -0500
committerAndreas Sandberg <andreas.sandberg@arm.com>2015-10-05 13:13:23 -0500
commit17dbb49294e06ce3c486648da899973100c633f1 (patch)
treef2c3938a7d08d3faf8b50bb5fa6c473cb3135675 /tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr
parentd1811cc6cf7a57c7b52da7303e6bbb55d9fbe058 (diff)
downloadgem5-17dbb49294e06ce3c486648da899973100c633f1.tar.xz
tests: Update SMT tests to correctly configure CPUs
The 01.hello-2T-smt test case for the O3 CPU didn't correctly setup the number of threads before creating interrupt controllers, which confused the constructor in BaseCPU. This changeset adds SMT support to the test configuration infrastructure. --HG-- rename : tests/configs/o3-timing.py => tests/configs/o3-timing-mt.py rename : tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini => tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/config.ini rename : tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simerr => tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr rename : tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/simout => tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simout rename : tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt => tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/stats.txt
Diffstat (limited to 'tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr')
-rwxr-xr-xtests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr2
1 files changed, 2 insertions, 0 deletions
diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr
new file mode 100755
index 000000000..341b479f7
--- /dev/null
+++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/simerr
@@ -0,0 +1,2 @@
+warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes)
+warn: Sockets disabled, not accepting gdb connections