diff options
author | Alec Roelke <ar4jc@virginia.edu> | 2017-07-13 18:00:50 -0400 |
---|---|---|
committer | Alec Roelke <ar4jc@virginia.edu> | 2017-07-14 20:31:05 +0000 |
commit | cc076757e1471b1080df5c5a0130d96b9c35fb2f (patch) | |
tree | e78ee49f33ffa977e9ad06f9346e2ae9adc0d395 /tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing | |
parent | 68b6f9c8a1819fdeee737cf369cc6a499b505a6c (diff) | |
download | gem5-cc076757e1471b1080df5c5a0130d96b9c35fb2f.tar.xz |
tests: Upate RISC-V binaries and results
This patch updates the binaries and results for hello and insttest
regressions using the compressed extension.
Change-Id: I3d8f2248f490521d3e0dc05c48735cab82b1b04e
Reviewed-on: https://gem5-review.googlesource.com/4042
Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
Maintainer: Jason Lowe-Power <jason@lowepower.com>
Diffstat (limited to 'tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing')
5 files changed, 1514 insertions, 0 deletions
diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/config.ini b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/config.ini new file mode 100644 index 000000000..8e0e279a2 --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/config.ini @@ -0,0 +1,383 @@ +[root] +type=Root +children=system +eventq_index=0 +full_system=false +sim_quantum=0 +time_sync_enable=false +time_sync_period=100000000000 +time_sync_spin_threshold=100000000 + +[system] +type=System +children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain +boot_osflags=a +cache_line_size=64 +clk_domain=system.clk_domain +default_p_state=UNDEFINED +eventq_index=0 +exit_on_work_items=false +init_param=0 +kernel= +kernel_addr_check=true +load_addr_mask=1099511627775 +load_offset=0 +mem_mode=timing +mem_ranges= +memories=system.physmem +mmap_using_noreserve=false +multi_thread=false +num_work_ids=16 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +readfile= +symbolfile= +thermal_components= +thermal_model=Null +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 +system_port=system.membus.slave[0] + +[system.clk_domain] +type=SrcClockDomain +clock=1000 +domain_id=-1 +eventq_index=0 +init_perf_level=0 +voltage_domain=system.voltage_domain + +[system.cpu] +type=TimingSimpleCPU +children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload +branchPred=Null +checker=Null +clk_domain=system.cpu_clk_domain +cpu_id=0 +default_p_state=UNDEFINED +do_checkpoint_insts=true +do_quiesce=true +do_statistics_insts=true +dtb=system.cpu.dtb +eventq_index=0 +function_trace=false +function_trace_start=0 +interrupts=system.cpu.interrupts +isa=system.cpu.isa +itb=system.cpu.itb +max_insts_all_threads=0 +max_insts_any_thread=0 +max_loads_all_threads=0 +max_loads_any_thread=0 +numThreads=1 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +profile=0 +progress_interval=0 +simpoint_start_insts= +socket_id=0 +switched_out=false +syscallRetryLatency=10000 +system=system +tracer=system.cpu.tracer +wait_for_remote_gdb=false +workload=system.cpu.workload +dcache_port=system.cpu.dcache.cpu_side +icache_port=system.cpu.icache.cpu_side + +[system.cpu.dcache] +type=Cache +children=tags +addr_ranges=0:18446744073709551615:0:0:0:0 +assoc=2 +clk_domain=system.cpu_clk_domain +clusivity=mostly_incl +data_latency=2 +default_p_state=UNDEFINED +demand_mshr_reserve=1 +eventq_index=0 +is_read_only=false +max_miss_count=0 +mshrs=4 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +prefetch_on_access=false +prefetcher=Null +response_latency=2 +sequential_access=false +size=262144 +system=system +tag_latency=2 +tags=system.cpu.dcache.tags +tgts_per_mshr=20 +write_buffers=8 +writeback_clean=false +cpu_side=system.cpu.dcache_port +mem_side=system.cpu.toL2Bus.slave[1] + +[system.cpu.dcache.tags] +type=LRU +assoc=2 +block_size=64 +clk_domain=system.cpu_clk_domain +data_latency=2 +default_p_state=UNDEFINED +eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +sequential_access=false +size=262144 +tag_latency=2 + +[system.cpu.dtb] +type=RiscvTLB +eventq_index=0 +size=64 + +[system.cpu.icache] +type=Cache +children=tags +addr_ranges=0:18446744073709551615:0:0:0:0 +assoc=2 +clk_domain=system.cpu_clk_domain +clusivity=mostly_incl +data_latency=2 +default_p_state=UNDEFINED +demand_mshr_reserve=1 +eventq_index=0 +is_read_only=true +max_miss_count=0 +mshrs=4 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +prefetch_on_access=false +prefetcher=Null +response_latency=2 +sequential_access=false +size=131072 +system=system +tag_latency=2 +tags=system.cpu.icache.tags +tgts_per_mshr=20 +write_buffers=8 +writeback_clean=true +cpu_side=system.cpu.icache_port +mem_side=system.cpu.toL2Bus.slave[0] + +[system.cpu.icache.tags] +type=LRU +assoc=2 +block_size=64 +clk_domain=system.cpu_clk_domain +data_latency=2 +default_p_state=UNDEFINED +eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +sequential_access=false +size=131072 +tag_latency=2 + +[system.cpu.interrupts] +type=RiscvInterrupts +eventq_index=0 + +[system.cpu.isa] +type=RiscvISA +eventq_index=0 + +[system.cpu.itb] +type=RiscvTLB +eventq_index=0 +size=64 + +[system.cpu.l2cache] +type=Cache +children=tags +addr_ranges=0:18446744073709551615:0:0:0:0 +assoc=8 +clk_domain=system.cpu_clk_domain +clusivity=mostly_incl +data_latency=20 +default_p_state=UNDEFINED +demand_mshr_reserve=1 +eventq_index=0 +is_read_only=false +max_miss_count=0 +mshrs=20 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +prefetch_on_access=false +prefetcher=Null +response_latency=20 +sequential_access=false +size=2097152 +system=system +tag_latency=20 +tags=system.cpu.l2cache.tags +tgts_per_mshr=12 +write_buffers=8 +writeback_clean=false +cpu_side=system.cpu.toL2Bus.master[0] +mem_side=system.membus.slave[1] + +[system.cpu.l2cache.tags] +type=LRU +assoc=8 +block_size=64 +clk_domain=system.cpu_clk_domain +data_latency=20 +default_p_state=UNDEFINED +eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +sequential_access=false +size=2097152 +tag_latency=20 + +[system.cpu.toL2Bus] +type=CoherentXBar +children=snoop_filter +clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED +eventq_index=0 +forward_latency=0 +frontend_latency=1 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +point_of_coherency=false +power_model=Null +response_latency=1 +snoop_filter=system.cpu.toL2Bus.snoop_filter +snoop_response_latency=1 +system=system +use_default_range=false +width=32 +master=system.cpu.l2cache.cpu_side +slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side + +[system.cpu.toL2Bus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=0 +max_capacity=8388608 +system=system + +[system.cpu.tracer] +type=ExeTracer +eventq_index=0 + +[system.cpu.workload] +type=Process +cmd=insttest +cwd= +drivers= +egid=100 +env= +errout=cerr +euid=100 +eventq_index=0 +executable=/home/ar4jc/gem5/tests/testing/../test-progs/insttest/bin/riscv/linux-rv64c/insttest +gid=100 +input=cin +kvmInSE=false +maxStackSize=67108864 +output=cout +pgid=100 +pid=100 +ppid=0 +simpoint=0 +system=system +uid=100 +useArchPT=false + +[system.cpu_clk_domain] +type=SrcClockDomain +clock=500 +domain_id=-1 +eventq_index=0 +init_perf_level=0 +voltage_domain=system.voltage_domain + +[system.dvfs_handler] +type=DVFSHandler +domains= +enable=false +eventq_index=0 +sys_clk_domain=system.clk_domain +transition_latency=100000000 + +[system.membus] +type=CoherentXBar +children=snoop_filter +clk_domain=system.clk_domain +default_p_state=UNDEFINED +eventq_index=0 +forward_latency=4 +frontend_latency=3 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +point_of_coherency=true +power_model=Null +response_latency=2 +snoop_filter=system.membus.snoop_filter +snoop_response_latency=4 +system=system +use_default_range=false +width=16 +master=system.physmem.port +slave=system.system_port system.cpu.l2cache.mem_side + +[system.membus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=1 +max_capacity=8388608 +system=system + +[system.physmem] +type=SimpleMemory +bandwidth=73.000000 +clk_domain=system.clk_domain +conf_table_reported=true +default_p_state=UNDEFINED +eventq_index=0 +in_addr_map=true +kvm_map=true +latency=30000 +latency_var=0 +null=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +range=0:134217727:0:0:0:0 +port=system.membus.master[0] + +[system.voltage_domain] +type=VoltageDomain +eventq_index=0 +voltage=1.000000 + diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/config.json b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/config.json new file mode 100644 index 000000000..96b718588 --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/config.json @@ -0,0 +1,511 @@ +{ + "name": null, + "sim_quantum": 0, + "system": { + "kernel": "", + "mmap_using_noreserve": false, + "kernel_addr_check": true, + "membus": { + "point_of_coherency": true, + "system": "system", + "response_latency": 2, + "cxx_class": "CoherentXBar", + "forward_latency": 4, + "clk_domain": "system.clk_domain", + "width": 16, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "master": { + "peer": [ + "system.physmem.port" + ], + "role": "MASTER" + }, + "type": "CoherentXBar", + "frontend_latency": 3, + "slave": { + "peer": [ + "system.system_port", + "system.cpu.l2cache.mem_side" + ], + "role": "SLAVE" + }, + "p_state_clk_gate_min": 1000, + "snoop_filter": { + "name": "snoop_filter", + "system": "system", + "max_capacity": 8388608, + "eventq_index": 0, + "cxx_class": "SnoopFilter", + "path": "system.membus.snoop_filter", + "type": "SnoopFilter", + "lookup_latency": 1 + }, + "power_model": null, + "path": "system.membus", + "snoop_response_latency": 4, + "name": "membus", + "p_state_clk_gate_bins": 20, + "use_default_range": false + }, + "symbolfile": "", + "readfile": "", + "thermal_model": null, + "cxx_class": "System", + "work_begin_cpu_id_exit": -1, + "load_offset": 0, + "work_begin_exit_count": 0, + "p_state_clk_gate_min": 1000, + "memories": [ + "system.physmem" + ], + "work_begin_ckpt_count": 0, + "clk_domain": { + "name": "clk_domain", + "clock": [ + 1000 + ], + "init_perf_level": 0, + "voltage_domain": "system.voltage_domain", + "eventq_index": 0, + "cxx_class": "SrcClockDomain", + "path": "system.clk_domain", + "type": "SrcClockDomain", + "domain_id": -1 + }, + "mem_ranges": [], + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "dvfs_handler": { + "enable": false, + "name": "dvfs_handler", + "sys_clk_domain": "system.clk_domain", + "transition_latency": 100000000, + "eventq_index": 0, + "cxx_class": "DVFSHandler", + "domains": [], + "path": "system.dvfs_handler", + "type": "DVFSHandler" + }, + "work_end_exit_count": 0, + "type": "System", + "voltage_domain": { + "name": "voltage_domain", + "eventq_index": 0, + "voltage": [ + "1.0" + ], + "cxx_class": "VoltageDomain", + "path": "system.voltage_domain", + "type": "VoltageDomain" + }, + "cache_line_size": 64, + "boot_osflags": "a", + "system_port": { + "peer": "system.membus.slave[0]", + "role": "MASTER" + }, + "physmem": { + "range": "0:134217727:0:0:0:0", + "latency": 30000, + "name": "physmem", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "kvm_map": true, + "clk_domain": "system.clk_domain", + "power_model": null, + "latency_var": 0, + "bandwidth": "73.000000", + "conf_table_reported": true, + "cxx_class": "SimpleMemory", + "p_state_clk_gate_max": 1000000000000, + "path": "system.physmem", + "null": false, + "type": "SimpleMemory", + "port": { + "peer": "system.membus.master[0]", + "role": "SLAVE" + }, + "in_addr_map": true + }, + "power_model": null, + "work_cpus_ckpt_count": 0, + "thermal_components": [], + "path": "system", + "cpu_clk_domain": { + "name": "cpu_clk_domain", + "clock": [ + 500 + ], + "init_perf_level": 0, + "voltage_domain": "system.voltage_domain", + "eventq_index": 0, + "cxx_class": "SrcClockDomain", + "path": "system.cpu_clk_domain", + "type": "SrcClockDomain", + "domain_id": -1 + }, + "work_end_ckpt_count": 0, + "mem_mode": "timing", + "name": "system", + "init_param": 0, + "p_state_clk_gate_bins": 20, + "load_addr_mask": 1099511627775, + "cpu": [ + { + "do_statistics_insts": true, + "numThreads": 1, + "itb": { + "name": "itb", + "eventq_index": 0, + "cxx_class": "RiscvISA::TLB", + "path": "system.cpu.itb", + "type": "RiscvTLB", + "size": 64 + }, + "system": "system", + "icache": { + "cpu_side": { + "peer": "system.cpu.icache_port", + "role": "SLAVE" + }, + "clusivity": "mostly_incl", + "prefetcher": null, + "system": "system", + "write_buffers": 8, + "response_latency": 2, + "cxx_class": "Cache", + "size": 131072, + "type": "Cache", + "clk_domain": "system.cpu_clk_domain", + "max_miss_count": 0, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "mem_side": { + "peer": "system.cpu.toL2Bus.slave[0]", + "role": "MASTER" + }, + "mshrs": 4, + "writeback_clean": true, + "p_state_clk_gate_min": 1000, + "tags": { + "size": 131072, + "tag_latency": 2, + "name": "tags", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "clk_domain": "system.cpu_clk_domain", + "power_model": null, + "sequential_access": false, + "assoc": 2, + "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, + "path": "system.cpu.icache.tags", + "block_size": 64, + "type": "LRU", + "data_latency": 2 + }, + "tgts_per_mshr": 20, + "demand_mshr_reserve": 1, + "power_model": null, + "addr_ranges": [ + "0:18446744073709551615:0:0:0:0" + ], + "is_read_only": true, + "prefetch_on_access": false, + "path": "system.cpu.icache", + "data_latency": 2, + "tag_latency": 2, + "name": "icache", + "p_state_clk_gate_bins": 20, + "sequential_access": false, + "assoc": 2 + }, + "function_trace": false, + "do_checkpoint_insts": true, + "cxx_class": "TimingSimpleCPU", + "max_loads_all_threads": 0, + "clk_domain": "system.cpu_clk_domain", + "function_trace_start": 0, + "cpu_id": 0, + "checker": null, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "toL2Bus": { + "point_of_coherency": false, + "system": "system", + "response_latency": 1, + "cxx_class": "CoherentXBar", + "forward_latency": 0, + "clk_domain": "system.cpu_clk_domain", + "width": 32, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "master": { + "peer": [ + "system.cpu.l2cache.cpu_side" + ], + "role": "MASTER" + }, + "type": "CoherentXBar", + "frontend_latency": 1, + "slave": { + "peer": [ + "system.cpu.icache.mem_side", + "system.cpu.dcache.mem_side" + ], + "role": "SLAVE" + }, + "p_state_clk_gate_min": 1000, + "snoop_filter": { + "name": "snoop_filter", + "system": "system", + "max_capacity": 8388608, + "eventq_index": 0, + "cxx_class": "SnoopFilter", + "path": "system.cpu.toL2Bus.snoop_filter", + "type": "SnoopFilter", + "lookup_latency": 0 + }, + "power_model": null, + "path": "system.cpu.toL2Bus", + "snoop_response_latency": 1, + "name": "toL2Bus", + "p_state_clk_gate_bins": 20, + "use_default_range": false + }, + "do_quiesce": true, + "type": "TimingSimpleCPU", + "profile": 0, + "icache_port": { + "peer": "system.cpu.icache.cpu_side", + "role": "MASTER" + }, + "p_state_clk_gate_bins": 20, + "p_state_clk_gate_min": 1000, + "syscallRetryLatency": 10000, + "interrupts": [ + { + "eventq_index": 0, + "path": "system.cpu.interrupts", + "type": "RiscvInterrupts", + "name": "interrupts", + "cxx_class": "RiscvISA::Interrupts" + } + ], + "dcache_port": { + "peer": "system.cpu.dcache.cpu_side", + "role": "MASTER" + }, + "socket_id": 0, + "power_model": null, + "max_insts_all_threads": 0, + "l2cache": { + "cpu_side": { + "peer": "system.cpu.toL2Bus.master[0]", + "role": "SLAVE" + }, + "clusivity": "mostly_incl", + "prefetcher": null, + "system": "system", + "write_buffers": 8, + "response_latency": 20, + "cxx_class": "Cache", + "size": 2097152, + "type": "Cache", + "clk_domain": "system.cpu_clk_domain", + "max_miss_count": 0, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "mem_side": { + "peer": "system.membus.slave[1]", + "role": "MASTER" + }, + "mshrs": 20, + "writeback_clean": false, + "p_state_clk_gate_min": 1000, + "tags": { + "size": 2097152, + "tag_latency": 20, + "name": "tags", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "clk_domain": "system.cpu_clk_domain", + "power_model": null, + "sequential_access": false, + "assoc": 8, + "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, + "path": "system.cpu.l2cache.tags", + "block_size": 64, + "type": "LRU", + "data_latency": 20 + }, + "tgts_per_mshr": 12, + "demand_mshr_reserve": 1, + "power_model": null, + "addr_ranges": [ + "0:18446744073709551615:0:0:0:0" + ], + "is_read_only": false, + "prefetch_on_access": false, + "path": "system.cpu.l2cache", + "data_latency": 20, + "tag_latency": 20, + "name": "l2cache", + "p_state_clk_gate_bins": 20, + "sequential_access": false, + "assoc": 8 + }, + "path": "system.cpu", + "max_loads_any_thread": 0, + "switched_out": false, + "workload": [ + { + "uid": 100, + "pid": 100, + "kvmInSE": false, + "cxx_class": "Process", + "executable": "/home/ar4jc/gem5/tests/testing/../test-progs/insttest/bin/riscv/linux-rv64c/insttest", + "drivers": [], + "system": "system", + "gid": 100, + "eventq_index": 0, + "env": [], + "maxStackSize": 67108864, + "ppid": 0, + "type": "Process", + "cwd": "", + "pgid": 100, + "simpoint": 0, + "euid": 100, + "input": "cin", + "path": "system.cpu.workload", + "name": "workload", + "cmd": [ + "insttest" + ], + "errout": "cerr", + "useArchPT": false, + "egid": 100, + "output": "cout" + } + ], + "name": "cpu", + "wait_for_remote_gdb": false, + "dtb": { + "name": "dtb", + "eventq_index": 0, + "cxx_class": "RiscvISA::TLB", + "path": "system.cpu.dtb", + "type": "RiscvTLB", + "size": 64 + }, + "simpoint_start_insts": [], + "max_insts_any_thread": 0, + "progress_interval": 0, + "branchPred": null, + "dcache": { + "cpu_side": { + "peer": "system.cpu.dcache_port", + "role": "SLAVE" + }, + "clusivity": "mostly_incl", + "prefetcher": null, + "system": "system", + "write_buffers": 8, + "response_latency": 2, + "cxx_class": "Cache", + "size": 262144, + "type": "Cache", + "clk_domain": "system.cpu_clk_domain", + "max_miss_count": 0, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "mem_side": { + "peer": "system.cpu.toL2Bus.slave[1]", + "role": "MASTER" + }, + "mshrs": 4, + "writeback_clean": false, + "p_state_clk_gate_min": 1000, + "tags": { + "size": 262144, + "tag_latency": 2, + "name": "tags", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "clk_domain": "system.cpu_clk_domain", + "power_model": null, + "sequential_access": false, + "assoc": 2, + "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, + "path": "system.cpu.dcache.tags", + "block_size": 64, + "type": "LRU", + "data_latency": 2 + }, + "tgts_per_mshr": 20, + "demand_mshr_reserve": 1, + "power_model": null, + "addr_ranges": [ + "0:18446744073709551615:0:0:0:0" + ], + "is_read_only": false, + "prefetch_on_access": false, + "path": "system.cpu.dcache", + "data_latency": 2, + "tag_latency": 2, + "name": "dcache", + "p_state_clk_gate_bins": 20, + "sequential_access": false, + "assoc": 2 + }, + "isa": [ + { + "eventq_index": 0, + "path": "system.cpu.isa", + "type": "RiscvISA", + "name": "isa", + "cxx_class": "RiscvISA::ISA" + } + ], + "tracer": { + "eventq_index": 0, + "path": "system.cpu.tracer", + "type": "ExeTracer", + "name": "tracer", + "cxx_class": "Trace::ExeTracer" + } + } + ], + "multi_thread": false, + "exit_on_work_items": false, + "work_item_id": -1, + "num_work_ids": 16 + }, + "time_sync_period": 100000000000, + "eventq_index": 0, + "time_sync_spin_threshold": 100000000, + "cxx_class": "Root", + "path": "root", + "time_sync_enable": false, + "type": "Root", + "full_system": false +}
\ No newline at end of file diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/simerr b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/simerr new file mode 100755 index 000000000..d859b3770 --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/simerr @@ -0,0 +1,5 @@ +warn: Sockets disabled, not accepting gdb connections +info: Entering event queue @ 0. Starting simulation... +warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings. + Returning '/home/ar4jc/gem5/tests/test-progs/insttest/bin/riscv/linux-rv64c/insttest' +info: Increasing stack size by one page. diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/simout b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/simout new file mode 100755 index 000000000..8a26586bf --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/simout @@ -0,0 +1,66 @@ +Redirecting stdout to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64c/simple-timing/simout +Redirecting stderr to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64c/simple-timing/simerr +gem5 Simulator System. http://gem5.org +gem5 is copyrighted software; use the --copyright option for details. + +gem5 compiled Jul 13 2017 17:09:45 +gem5 started Jul 13 2017 17:25:07 +gem5 executing on boldrock, pid 6010 +command line: /home/ar4jc/gem5/build/RISCV/gem5.opt -d build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64c/simple-timing --stats-file 'text://stats.txt?desc=False' -re /home/ar4jc/gem5/tests/testing/../run.py quick/se/02.insttest/riscv/linux-rv64c/simple-timing + +Global frequency set at 1000000000000 ticks per second +c.lwsp: PASS +c.ldsp: PASS +c.fldsp: PASS +c.swsp: PASS +c.sdsp: PASS +c.fsdsp: PASS +c.lw, positive: PASS +c.lw, negative: PASS +c.ld: PASS +c.fld: PASS +c.sw: PASS +c.sd: PASS +c.fsd: PASS +c.j: PASS +c.jr: PASS +c.jalr: PASS +c.beqz, zero: PASS +c.beqz, not zero: PASS +c.bnez, not zero: PASS +c.bnez, zero: PASS +c.li: PASS +c.li, sign extend: PASS +c.lui: PASS +c.addi: PASS +c.addiw: PASS +c.addiw, overflow: PASS +c.addiw, truncate: PASS +c.addi16sp: PASS +c.addi4spn: PASS +c.slli: PASS +c.slli, overflow: PASS +c.srli: PASS +c.srli, overflow: PASS +c.srli, -1: PASS +c.srai: PASS +c.srai, overflow: PASS +c.srai, -1: PASS +c.andi (0): PASS +c.andi (1): PASS +c.mv: PASS +c.add: PASS +c.and (0): PASS +c.and (-1): PASS +c.or (1): PASS +c.or (A): PASS +c.xor (1): PASS +c.xor (0): PASS +c.sub: PASS +c.addw: PASS +c.addw, overflow: PASS +c.addw, truncate: PASS +c.subw: PASS +c.subw, "overflow": PASS +c.subw, truncate: PASS +Exiting @ tick 277930500 because exiting with last active thread context diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/stats.txt b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/stats.txt new file mode 100644 index 000000000..39c70058f --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64c/simple-timing/stats.txt @@ -0,0 +1,549 @@ + +---------- Begin Simulation Statistics ---------- +sim_seconds 0.000277 +sim_ticks 277930500 +final_tick 277930500 +sim_freq 1000000000000 +host_inst_rate 4092 +host_op_rate 4101 +host_tick_rate 8659912 +host_mem_usage 269952 +host_seconds 32.09 +sim_insts 131348 +sim_ops 131648 +system.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.physmem.pwrStateResidencyTicks::UNDEFINED 277930500 +system.physmem.bytes_read::cpu.inst 46336 +system.physmem.bytes_read::cpu.data 29376 +system.physmem.bytes_read::total 75712 +system.physmem.bytes_inst_read::cpu.inst 46336 +system.physmem.bytes_inst_read::total 46336 +system.physmem.num_reads::cpu.inst 724 +system.physmem.num_reads::cpu.data 459 +system.physmem.num_reads::total 1183 +system.physmem.bw_read::cpu.inst 166717938 +system.physmem.bw_read::cpu.data 105695488 +system.physmem.bw_read::total 272413427 +system.physmem.bw_inst_read::cpu.inst 166717938 +system.physmem.bw_inst_read::total 166717938 +system.physmem.bw_total::cpu.inst 166717938 +system.physmem.bw_total::cpu.data 105695488 +system.physmem.bw_total::total 272413427 +system.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu_clk_domain.clock 500 +system.cpu.dtb.read_hits 0 +system.cpu.dtb.read_misses 0 +system.cpu.dtb.read_accesses 0 +system.cpu.dtb.write_hits 0 +system.cpu.dtb.write_misses 0 +system.cpu.dtb.write_accesses 0 +system.cpu.dtb.hits 0 +system.cpu.dtb.misses 0 +system.cpu.dtb.accesses 0 +system.cpu.itb.read_hits 0 +system.cpu.itb.read_misses 0 +system.cpu.itb.read_accesses 0 +system.cpu.itb.write_hits 0 +system.cpu.itb.write_misses 0 +system.cpu.itb.write_accesses 0 +system.cpu.itb.hits 0 +system.cpu.itb.misses 0 +system.cpu.itb.accesses 0 +system.cpu.workload.numSyscalls 62 +system.cpu.pwrStateResidencyTicks::ON 277930500 +system.cpu.numCycles 555861 +system.cpu.numWorkItemsStarted 0 +system.cpu.numWorkItemsCompleted 0 +system.cpu.committedInsts 131348 +system.cpu.committedOps 131648 +system.cpu.num_int_alu_accesses 130924 +system.cpu.num_fp_alu_accesses 40 +system.cpu.num_vec_alu_accesses 0 +system.cpu.num_func_calls 7702 +system.cpu.num_conditional_control_insts 21044 +system.cpu.num_int_insts 130924 +system.cpu.num_fp_insts 40 +system.cpu.num_vec_insts 0 +system.cpu.num_int_register_reads 163963 +system.cpu.num_int_register_writes 87008 +system.cpu.num_fp_register_reads 31 +system.cpu.num_fp_register_writes 16 +system.cpu.num_vec_register_reads 0 +system.cpu.num_vec_register_writes 0 +system.cpu.num_mem_refs 51848 +system.cpu.num_load_insts 31667 +system.cpu.num_store_insts 20181 +system.cpu.num_idle_cycles -0 +system.cpu.num_busy_cycles 555861 +system.cpu.not_idle_fraction 1 +system.cpu.idle_fraction -0 +system.cpu.Branches 28746 +system.cpu.op_class::No_OpClass 66 0.05% 0.05% +system.cpu.op_class::IntAlu 79621 60.45% 60.50% +system.cpu.op_class::IntMult 164 0.12% 60.62% +system.cpu.op_class::IntDiv 4 0.00% 60.62% +system.cpu.op_class::FloatAdd 2 0.00% 60.63% +system.cpu.op_class::FloatCmp 3 0.00% 60.63% +system.cpu.op_class::FloatCvt 2 0.00% 60.63% +system.cpu.op_class::FloatMult 0 0.00% 60.63% +system.cpu.op_class::FloatMultAcc 0 0.00% 60.63% +system.cpu.op_class::FloatDiv 0 0.00% 60.63% +system.cpu.op_class::FloatMisc 0 0.00% 60.63% +system.cpu.op_class::FloatSqrt 0 0.00% 60.63% +system.cpu.op_class::SimdAdd 0 0.00% 60.63% +system.cpu.op_class::SimdAddAcc 0 0.00% 60.63% +system.cpu.op_class::SimdAlu 0 0.00% 60.63% +system.cpu.op_class::SimdCmp 0 0.00% 60.63% +system.cpu.op_class::SimdCvt 0 0.00% 60.63% +system.cpu.op_class::SimdMisc 0 0.00% 60.63% +system.cpu.op_class::SimdMult 0 0.00% 60.63% +system.cpu.op_class::SimdMultAcc 0 0.00% 60.63% +system.cpu.op_class::SimdShift 0 0.00% 60.63% +system.cpu.op_class::SimdShiftAcc 0 0.00% 60.63% +system.cpu.op_class::SimdSqrt 0 0.00% 60.63% +system.cpu.op_class::SimdFloatAdd 0 0.00% 60.63% +system.cpu.op_class::SimdFloatAlu 0 0.00% 60.63% +system.cpu.op_class::SimdFloatCmp 0 0.00% 60.63% +system.cpu.op_class::SimdFloatCvt 0 0.00% 60.63% +system.cpu.op_class::SimdFloatDiv 0 0.00% 60.63% +system.cpu.op_class::SimdFloatMisc 0 0.00% 60.63% +system.cpu.op_class::SimdFloatMult 0 0.00% 60.63% +system.cpu.op_class::SimdFloatMultAcc 0 0.00% 60.63% +system.cpu.op_class::SimdFloatSqrt 0 0.00% 60.63% +system.cpu.op_class::MemRead 31653 24.03% 84.66% +system.cpu.op_class::MemWrite 20162 15.30% 99.97% +system.cpu.op_class::FloatMemRead 14 0.01% 99.98% +system.cpu.op_class::FloatMemWrite 19 0.01% 99.99% +system.cpu.op_class::IprAccess 0 0.00% 99.99% +system.cpu.op_class::InstPrefetch 0 0.00% 99.99% +system.cpu.op_class::total 131710 +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.dcache.tags.replacements 0 +system.cpu.dcache.tags.tagsinuse 345.626018 +system.cpu.dcache.tags.total_refs 51389 +system.cpu.dcache.tags.sampled_refs 459 +system.cpu.dcache.tags.avg_refs 111.958605 +system.cpu.dcache.tags.warmup_cycle 0 +system.cpu.dcache.tags.occ_blocks::cpu.data 345.626018 +system.cpu.dcache.tags.occ_percent::cpu.data 0.084381 +system.cpu.dcache.tags.occ_percent::total 0.084381 +system.cpu.dcache.tags.occ_task_id_blocks::1024 459 +system.cpu.dcache.tags.age_task_id_blocks_1024::0 14 +system.cpu.dcache.tags.age_task_id_blocks_1024::1 9 +system.cpu.dcache.tags.age_task_id_blocks_1024::2 436 +system.cpu.dcache.tags.occ_task_id_percent::1024 0.112060 +system.cpu.dcache.tags.tag_accesses 104155 +system.cpu.dcache.tags.data_accesses 104155 +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.dcache.ReadReq_hits::cpu.data 31097 +system.cpu.dcache.ReadReq_hits::total 31097 +system.cpu.dcache.WriteReq_hits::cpu.data 19625 +system.cpu.dcache.WriteReq_hits::total 19625 +system.cpu.dcache.LoadLockedReq_hits::cpu.data 333 +system.cpu.dcache.LoadLockedReq_hits::total 333 +system.cpu.dcache.StoreCondReq_hits::cpu.data 334 +system.cpu.dcache.StoreCondReq_hits::total 334 +system.cpu.dcache.demand_hits::cpu.data 50722 +system.cpu.dcache.demand_hits::total 50722 +system.cpu.dcache.overall_hits::cpu.data 50722 +system.cpu.dcache.overall_hits::total 50722 +system.cpu.dcache.ReadReq_misses::cpu.data 236 +system.cpu.dcache.ReadReq_misses::total 236 +system.cpu.dcache.WriteReq_misses::cpu.data 222 +system.cpu.dcache.WriteReq_misses::total 222 +system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 +system.cpu.dcache.LoadLockedReq_misses::total 1 +system.cpu.dcache.demand_misses::cpu.data 458 +system.cpu.dcache.demand_misses::total 458 +system.cpu.dcache.overall_misses::cpu.data 458 +system.cpu.dcache.overall_misses::total 458 +system.cpu.dcache.ReadReq_miss_latency::cpu.data 14868000 +system.cpu.dcache.ReadReq_miss_latency::total 14868000 +system.cpu.dcache.WriteReq_miss_latency::cpu.data 13986000 +system.cpu.dcache.WriteReq_miss_latency::total 13986000 +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 63000 +system.cpu.dcache.LoadLockedReq_miss_latency::total 63000 +system.cpu.dcache.demand_miss_latency::cpu.data 28854000 +system.cpu.dcache.demand_miss_latency::total 28854000 +system.cpu.dcache.overall_miss_latency::cpu.data 28854000 +system.cpu.dcache.overall_miss_latency::total 28854000 +system.cpu.dcache.ReadReq_accesses::cpu.data 31333 +system.cpu.dcache.ReadReq_accesses::total 31333 +system.cpu.dcache.WriteReq_accesses::cpu.data 19847 +system.cpu.dcache.WriteReq_accesses::total 19847 +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 334 +system.cpu.dcache.LoadLockedReq_accesses::total 334 +system.cpu.dcache.StoreCondReq_accesses::cpu.data 334 +system.cpu.dcache.StoreCondReq_accesses::total 334 +system.cpu.dcache.demand_accesses::cpu.data 51180 +system.cpu.dcache.demand_accesses::total 51180 +system.cpu.dcache.overall_accesses::cpu.data 51180 +system.cpu.dcache.overall_accesses::total 51180 +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.007531 +system.cpu.dcache.ReadReq_miss_rate::total 0.007531 +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.011185 +system.cpu.dcache.WriteReq_miss_rate::total 0.011185 +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002994 +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002994 +system.cpu.dcache.demand_miss_rate::cpu.data 0.008948 +system.cpu.dcache.demand_miss_rate::total 0.008948 +system.cpu.dcache.overall_miss_rate::cpu.data 0.008948 +system.cpu.dcache.overall_miss_rate::total 0.008948 +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.ReadReq_avg_miss_latency::total 63000 +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.WriteReq_avg_miss_latency::total 63000 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63000 +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.demand_avg_miss_latency::total 63000 +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.overall_avg_miss_latency::total 63000 +system.cpu.dcache.blocked_cycles::no_mshrs 0 +system.cpu.dcache.blocked_cycles::no_targets 0 +system.cpu.dcache.blocked::no_mshrs 0 +system.cpu.dcache.blocked::no_targets 0 +system.cpu.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu.dcache.avg_blocked_cycles::no_targets nan +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 236 +system.cpu.dcache.ReadReq_mshr_misses::total 236 +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 222 +system.cpu.dcache.WriteReq_mshr_misses::total 222 +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 +system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 +system.cpu.dcache.demand_mshr_misses::cpu.data 458 +system.cpu.dcache.demand_mshr_misses::total 458 +system.cpu.dcache.overall_mshr_misses::cpu.data 458 +system.cpu.dcache.overall_mshr_misses::total 458 +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 14632000 +system.cpu.dcache.ReadReq_mshr_miss_latency::total 14632000 +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13764000 +system.cpu.dcache.WriteReq_mshr_miss_latency::total 13764000 +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 62000 +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28396000 +system.cpu.dcache.demand_mshr_miss_latency::total 28396000 +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28396000 +system.cpu.dcache.overall_mshr_miss_latency::total 28396000 +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007531 +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007531 +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011185 +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011185 +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.002994 +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.002994 +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.008948 +system.cpu.dcache.demand_mshr_miss_rate::total 0.008948 +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.008948 +system.cpu.dcache.overall_mshr_miss_rate::total 0.008948 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.demand_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.overall_avg_mshr_miss_latency::total 62000 +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.icache.tags.replacements 39 +system.cpu.icache.tags.tagsinuse 443.060352 +system.cpu.icache.tags.total_refs 151986 +system.cpu.icache.tags.sampled_refs 726 +system.cpu.icache.tags.avg_refs 209.347107 +system.cpu.icache.tags.warmup_cycle 0 +system.cpu.icache.tags.occ_blocks::cpu.inst 443.060352 +system.cpu.icache.tags.occ_percent::cpu.inst 0.216338 +system.cpu.icache.tags.occ_percent::total 0.216338 +system.cpu.icache.tags.occ_task_id_blocks::1024 687 +system.cpu.icache.tags.age_task_id_blocks_1024::0 40 +system.cpu.icache.tags.age_task_id_blocks_1024::1 75 +system.cpu.icache.tags.age_task_id_blocks_1024::2 572 +system.cpu.icache.tags.occ_task_id_percent::1024 0.335449 +system.cpu.icache.tags.tag_accesses 306150 +system.cpu.icache.tags.data_accesses 306150 +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.icache.ReadReq_hits::cpu.inst 151986 +system.cpu.icache.ReadReq_hits::total 151986 +system.cpu.icache.demand_hits::cpu.inst 151986 +system.cpu.icache.demand_hits::total 151986 +system.cpu.icache.overall_hits::cpu.inst 151986 +system.cpu.icache.overall_hits::total 151986 +system.cpu.icache.ReadReq_misses::cpu.inst 726 +system.cpu.icache.ReadReq_misses::total 726 +system.cpu.icache.demand_misses::cpu.inst 726 +system.cpu.icache.demand_misses::total 726 +system.cpu.icache.overall_misses::cpu.inst 726 +system.cpu.icache.overall_misses::total 726 +system.cpu.icache.ReadReq_miss_latency::cpu.inst 45639500 +system.cpu.icache.ReadReq_miss_latency::total 45639500 +system.cpu.icache.demand_miss_latency::cpu.inst 45639500 +system.cpu.icache.demand_miss_latency::total 45639500 +system.cpu.icache.overall_miss_latency::cpu.inst 45639500 +system.cpu.icache.overall_miss_latency::total 45639500 +system.cpu.icache.ReadReq_accesses::cpu.inst 152712 +system.cpu.icache.ReadReq_accesses::total 152712 +system.cpu.icache.demand_accesses::cpu.inst 152712 +system.cpu.icache.demand_accesses::total 152712 +system.cpu.icache.overall_accesses::cpu.inst 152712 +system.cpu.icache.overall_accesses::total 152712 +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.004754 +system.cpu.icache.ReadReq_miss_rate::total 0.004754 +system.cpu.icache.demand_miss_rate::cpu.inst 0.004754 +system.cpu.icache.demand_miss_rate::total 0.004754 +system.cpu.icache.overall_miss_rate::cpu.inst 0.004754 +system.cpu.icache.overall_miss_rate::total 0.004754 +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62864.325068 +system.cpu.icache.ReadReq_avg_miss_latency::total 62864.325068 +system.cpu.icache.demand_avg_miss_latency::cpu.inst 62864.325068 +system.cpu.icache.demand_avg_miss_latency::total 62864.325068 +system.cpu.icache.overall_avg_miss_latency::cpu.inst 62864.325068 +system.cpu.icache.overall_avg_miss_latency::total 62864.325068 +system.cpu.icache.blocked_cycles::no_mshrs 0 +system.cpu.icache.blocked_cycles::no_targets 0 +system.cpu.icache.blocked::no_mshrs 0 +system.cpu.icache.blocked::no_targets 0 +system.cpu.icache.avg_blocked_cycles::no_mshrs nan +system.cpu.icache.avg_blocked_cycles::no_targets nan +system.cpu.icache.writebacks::writebacks 39 +system.cpu.icache.writebacks::total 39 +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 726 +system.cpu.icache.ReadReq_mshr_misses::total 726 +system.cpu.icache.demand_mshr_misses::cpu.inst 726 +system.cpu.icache.demand_mshr_misses::total 726 +system.cpu.icache.overall_mshr_misses::cpu.inst 726 +system.cpu.icache.overall_mshr_misses::total 726 +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 44913500 +system.cpu.icache.ReadReq_mshr_miss_latency::total 44913500 +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 44913500 +system.cpu.icache.demand_mshr_miss_latency::total 44913500 +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 44913500 +system.cpu.icache.overall_mshr_miss_latency::total 44913500 +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.004754 +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.004754 +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.004754 +system.cpu.icache.demand_mshr_miss_rate::total 0.004754 +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.004754 +system.cpu.icache.overall_mshr_miss_rate::total 0.004754 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61864.325068 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61864.325068 +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61864.325068 +system.cpu.icache.demand_avg_mshr_miss_latency::total 61864.325068 +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61864.325068 +system.cpu.icache.overall_avg_mshr_miss_latency::total 61864.325068 +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.l2cache.tags.replacements 0 +system.cpu.l2cache.tags.tagsinuse 807.449638 +system.cpu.l2cache.tags.total_refs 41 +system.cpu.l2cache.tags.sampled_refs 1183 +system.cpu.l2cache.tags.avg_refs 0.034657 +system.cpu.l2cache.tags.warmup_cycle 0 +system.cpu.l2cache.tags.occ_blocks::cpu.inst 461.806279 +system.cpu.l2cache.tags.occ_blocks::cpu.data 345.643359 +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.014093 +system.cpu.l2cache.tags.occ_percent::cpu.data 0.010548 +system.cpu.l2cache.tags.occ_percent::total 0.024641 +system.cpu.l2cache.tags.occ_task_id_blocks::1024 1183 +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 54 +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 84 +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1045 +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.036102 +system.cpu.l2cache.tags.tag_accesses 10975 +system.cpu.l2cache.tags.data_accesses 10975 +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.l2cache.WritebackClean_hits::writebacks 39 +system.cpu.l2cache.WritebackClean_hits::total 39 +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 2 +system.cpu.l2cache.ReadCleanReq_hits::total 2 +system.cpu.l2cache.demand_hits::cpu.inst 2 +system.cpu.l2cache.demand_hits::total 2 +system.cpu.l2cache.overall_hits::cpu.inst 2 +system.cpu.l2cache.overall_hits::total 2 +system.cpu.l2cache.ReadExReq_misses::cpu.data 222 +system.cpu.l2cache.ReadExReq_misses::total 222 +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 724 +system.cpu.l2cache.ReadCleanReq_misses::total 724 +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 237 +system.cpu.l2cache.ReadSharedReq_misses::total 237 +system.cpu.l2cache.demand_misses::cpu.inst 724 +system.cpu.l2cache.demand_misses::cpu.data 459 +system.cpu.l2cache.demand_misses::total 1183 +system.cpu.l2cache.overall_misses::cpu.inst 724 +system.cpu.l2cache.overall_misses::cpu.data 459 +system.cpu.l2cache.overall_misses::total 1183 +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13431000 +system.cpu.l2cache.ReadExReq_miss_latency::total 13431000 +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 43803000 +system.cpu.l2cache.ReadCleanReq_miss_latency::total 43803000 +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 14338500 +system.cpu.l2cache.ReadSharedReq_miss_latency::total 14338500 +system.cpu.l2cache.demand_miss_latency::cpu.inst 43803000 +system.cpu.l2cache.demand_miss_latency::cpu.data 27769500 +system.cpu.l2cache.demand_miss_latency::total 71572500 +system.cpu.l2cache.overall_miss_latency::cpu.inst 43803000 +system.cpu.l2cache.overall_miss_latency::cpu.data 27769500 +system.cpu.l2cache.overall_miss_latency::total 71572500 +system.cpu.l2cache.WritebackClean_accesses::writebacks 39 +system.cpu.l2cache.WritebackClean_accesses::total 39 +system.cpu.l2cache.ReadExReq_accesses::cpu.data 222 +system.cpu.l2cache.ReadExReq_accesses::total 222 +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 726 +system.cpu.l2cache.ReadCleanReq_accesses::total 726 +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 237 +system.cpu.l2cache.ReadSharedReq_accesses::total 237 +system.cpu.l2cache.demand_accesses::cpu.inst 726 +system.cpu.l2cache.demand_accesses::cpu.data 459 +system.cpu.l2cache.demand_accesses::total 1185 +system.cpu.l2cache.overall_accesses::cpu.inst 726 +system.cpu.l2cache.overall_accesses::cpu.data 459 +system.cpu.l2cache.overall_accesses::total 1185 +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadExReq_miss_rate::total 1 +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997245 +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997245 +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.997245 +system.cpu.l2cache.demand_miss_rate::cpu.data 1 +system.cpu.l2cache.demand_miss_rate::total 0.998312 +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997245 +system.cpu.l2cache.overall_miss_rate::cpu.data 1 +system.cpu.l2cache.overall_miss_rate::total 0.998312 +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60501.381215 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60501.381215 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60501.381215 +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.demand_avg_miss_latency::total 60500.845308 +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60501.381215 +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.overall_avg_miss_latency::total 60500.845308 +system.cpu.l2cache.blocked_cycles::no_mshrs 0 +system.cpu.l2cache.blocked_cycles::no_targets 0 +system.cpu.l2cache.blocked::no_mshrs 0 +system.cpu.l2cache.blocked::no_targets 0 +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan +system.cpu.l2cache.avg_blocked_cycles::no_targets nan +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 222 +system.cpu.l2cache.ReadExReq_mshr_misses::total 222 +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 724 +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 724 +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 237 +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 237 +system.cpu.l2cache.demand_mshr_misses::cpu.inst 724 +system.cpu.l2cache.demand_mshr_misses::cpu.data 459 +system.cpu.l2cache.demand_mshr_misses::total 1183 +system.cpu.l2cache.overall_mshr_misses::cpu.inst 724 +system.cpu.l2cache.overall_mshr_misses::cpu.data 459 +system.cpu.l2cache.overall_mshr_misses::total 1183 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 11211000 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 11211000 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 36563000 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 36563000 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 11968500 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 11968500 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 36563000 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23179500 +system.cpu.l2cache.demand_mshr_miss_latency::total 59742500 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 36563000 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23179500 +system.cpu.l2cache.overall_mshr_miss_latency::total 59742500 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997245 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997245 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997245 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.demand_mshr_miss_rate::total 0.998312 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997245 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.overall_mshr_miss_rate::total 0.998312 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50501.381215 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50501.381215 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50501.381215 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.845308 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50501.381215 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.845308 +system.cpu.toL2Bus.snoop_filter.tot_requests 1224 +system.cpu.toL2Bus.snoop_filter.hit_single_requests 39 +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 +system.cpu.toL2Bus.snoop_filter.tot_snoops 0 +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 277930500 +system.cpu.toL2Bus.trans_dist::ReadResp 963 +system.cpu.toL2Bus.trans_dist::WritebackClean 39 +system.cpu.toL2Bus.trans_dist::ReadExReq 222 +system.cpu.toL2Bus.trans_dist::ReadExResp 222 +system.cpu.toL2Bus.trans_dist::ReadCleanReq 726 +system.cpu.toL2Bus.trans_dist::ReadSharedReq 237 +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1491 +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 918 +system.cpu.toL2Bus.pkt_count::total 2409 +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 48960 +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 29376 +system.cpu.toL2Bus.pkt_size::total 78336 +system.cpu.toL2Bus.snoops 0 +system.cpu.toL2Bus.snoopTraffic 0 +system.cpu.toL2Bus.snoop_fanout::samples 1185 +system.cpu.toL2Bus.snoop_fanout::mean 0 +system.cpu.toL2Bus.snoop_fanout::stdev -0 +system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% +system.cpu.toL2Bus.snoop_fanout::0 1185 100.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::min_value 0 +system.cpu.toL2Bus.snoop_fanout::max_value 0 +system.cpu.toL2Bus.snoop_fanout::total 1185 +system.cpu.toL2Bus.reqLayer0.occupancy 651000 +system.cpu.toL2Bus.reqLayer0.utilization 0.2 +system.cpu.toL2Bus.respLayer0.occupancy 1089000 +system.cpu.toL2Bus.respLayer0.utilization 0.3 +system.cpu.toL2Bus.respLayer1.occupancy 688500 +system.cpu.toL2Bus.respLayer1.utilization 0.2 +system.membus.snoop_filter.tot_requests 1183 +system.membus.snoop_filter.hit_single_requests 0 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 277930500 +system.membus.trans_dist::ReadResp 961 +system.membus.trans_dist::ReadExReq 222 +system.membus.trans_dist::ReadExResp 222 +system.membus.trans_dist::ReadSharedReq 961 +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2366 +system.membus.pkt_count::total 2366 +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 75712 +system.membus.pkt_size::total 75712 +system.membus.snoops 0 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 1183 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev -0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 1183 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 1183 +system.membus.reqLayer0.occupancy 1184000 +system.membus.reqLayer0.utilization 0.4 +system.membus.respLayer1.occupancy 5915000 +system.membus.respLayer1.utilization 2.1 + +---------- End Simulation Statistics ---------- |